



Digital Logic

Pocket Data Book

2003

SLL

Digital Logic

Pocket Data Book



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated

Little Logic

Series	Supply Voltage V _{CC} (V)	Operating Free-air Temperature T _a (°C)
SN74AUC1G/2G/3G	0.8~2.7	-40~85
SN74LVC1G/2G/3G	1.65~5.5	-40~85
SN74AHC1G	2.0~5.5	-40~85
SN74AHC1GxxH	2.0~5.5	-40~85
SN74AHC2GxxH	2.0~5.5	-40~85
SN74AHC1G	4.5~5.5	-40~85

GATE/OCTAL/Widebus™/Widebus+

Series	Supply Voltage V _{CC} (V)	Operating Free-air Temperature T _a (°C)
SN74ABT	4.5~5.5	-40~85
SN74BCT		
SN74F	4.5~5.5	0~70
SN74ALS		
SN74AS		
SN74LS		
SN74S	4.75~5.25	0~70
SN74xx(STD)		
SN74AC		
SN74AC11	2.0~5.5	-40~85
SN74AHC		
SN74HC	2.0~6.0	-40~85
SN74LV	2.0~5.5	-40~85
SN74LVC	2.0~3.6	-40~85
SN74LVT	2.7~3.6	-40~85
SN74ALVC	1.65~3.6	-40~85
SN74ALVT	2.3~3.6	-40~85
SN74AVC	1.4~3.6	-40~85

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty.

Production processing does not necessarily include testing of all parameters. See www.ti.com/sc/logic for the most current data sheets.

INDEX

TTL CMOS SN74 BICMOS		Page
Device	Function	
1G00	SINGLE 2-INPUT POSITIVE-NAND GATE	27
1G02	SINGLE 2-INPUT POSITIVE-NOR GATE	27
1G04	SINGLE INVERTER GATE	28
1G04	SINGLE INVERTER GATE	28
1G06	SINGLE BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT	29
1G07	SINGLE BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT	29
1G08	SINGLE 2-INPUT POSITIVE-AND GATE	30
1G14	SINGLE SCHMITT-TRIGGER INVERTER	30
1G17	SINGLE SCHMITT-TRIGGER BUFFER	31
1G18	1-OF-2 NONINVERTING DEMULTIPLEXER WITH 3-STATE DESELECTED OUTPUT	31
1G32	SINGLE 2-INPUT POSITIVE-OR GATE	32
1G66	SINGLE ABLATERAL ANALOG SWITCH	32
1G79	SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP	33
1G80	SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP	33
1G86	SINGLE 2-INPUT EXCLUSIVE-OR GATE	34
1G125	SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT	34
1G126	SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT	35
1G240	SINGLE BUFFER/DRIVER WITH 3-STATE OUTPUT	35
2G00	DUAL 2-INPUT POSITIVE-NAND GATE	36
2G02	DUAL 2-INPUT POSITIVE-NOR GATE	36
2G04	DUAL INVERTER GATE	37
2G04	DUAL INVERTER GATE	37
2G06	DUAL BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS	38
2G07	DUAL BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS	38
2G08	DUAL 2-INPUT POSITIVE-AND GATE	39
2G14	DUAL SCHMITT-TRIGGER INVERTER	39
2G17	DUAL SCHMITT-TRIGGER BUFFER	40
2G32	DUAL 2-INPUT POSITIVE-OR GATE	40
2G34	DUAL BUFFER GATE	41
2G53	DUAL ANALOG MULTIPLEXER/DEMUTIPLEXER	41
2G66	DUAL BILATERAL ANALOG SWITCH	42
2G74	SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET	42
2G86	DUAL 2-INPUT EXCLUSIVE-OR GATE	43
2G125	DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS	43
2G126	DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS	44
2G157	SINGLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER	44
2G240	DUAL BUFFER/DRIVER WITH 3-STATE OUTPUTS	45
2G241	DUAL BUFFER/DRIVER WITH 3-STATE OUTPUTS	45
3G04	TRIPLE INVERTER GATE	46
3G06	TRIPLE INVERTER BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS	46
3G07	TRIPLE BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS	47
3G14	TRIPLE SCHMITT-TRIGGER INVERTER	47
3G17	TRIPLE SCHMITT-TRIGGER BUFFER	48
3G34	TRIPLE BUFFER GATE	48

TTL CMOS SN74 BICMOS		Page
Device	Function	
00	QUAD 2-INPUT NAND	139
01	QUAD 2-INPUT NAND O.C.	140
02	QUAD 2-INPUT NOR	141
03	QUAD 2-INPUT NAND O.C.	142
04	HEX INVERTERS	143
U04	HEX INVERTERS	144
05	HEX INVERTERS O.C.	144
06	HEX INVERTER BUFFERS/DRIVERS O.C.	145
07	HEX BUFFERS/DRIVERS O.C.	145
08	QUAD 2-INPUT AND	146
09	QUAD 2-INPUT AND O.C.	147
10	TRIPLE 3-INPUT NAND	148
11	TRIPLE 3-INPUT AND	149
14	HEX SCHMITT-TRIGGER INVERTERS	150
16	HEX INVERTER BUFFERS/DRIVERS O.C.	151
17	HEX BUFFERS/DRIVERS O.C.	151
19	HEX SCHMITT-TRIGGER INVERTERS	152
20	DUAL 4-INPUT NAND	153
21	DUAL 4-INPUT AND	154
25	DUAL 4-INPUT NOR WITH STROBE	154
26	QUAD 2-INPUT HIGH VOLTAGE INTERFACE NAND	155
27	TRIPLE 3-INPUT NOR	155
30	8-INPUT NAND	156
31	DELAY ELEMENTS	156
32	QUAD 2-INPUT OR	157
33	QUAD 2-INPUT NOR BUFFERS O.C.	158
35	HEX NON-INVERTERS WITH O.C.	158
37	QUAD 2-INPUT NAND BUFFERS	159
38	QUAD 2-INPUT NAND BUFFERS O.C.	159
42	4-LINE TO 10-LINE DECODER	160
45	BCD-TO-DECIMAL DECODER/DRIVER	162
47	BCD-TO-SEVEN SEGMENT DECODERS/DRIVERS	164
51	AND-OR-INVERT	166
64	4-2-3-2 INPUT AND-OR-INVERT	167
73	DUAL J-K FLIP-FLOPS	168
74	DUAL D-TYPE FLIP-FLOPS	170
75	4-BIT BISTABLE LATCHES	172
85	4-BIT COMPARATORS	173
86	QUAD 2-INPUT EXCLUSIVE-OR	174
90	DECADE COUNTER	175
92	DIVIDE-BY-12 COUNTERS	176
93	4-BIT BINARY COUNTERS	177
97	SYNCHRONOUS 8-BIT BINARY RATE MULTIPLIER	178
107	DUAL J-K FLIP-FLOPS	180
109	DUAL J-K FLIP-FLOPS	182
112	DUAL J-K FLIP-FLOPS	184
121	MONOSTABLE MULTIVIBRATORS	186
122	MONOSTABLE MULTIVIBRATORS	187
123	DUAL MONOSTABLE MULTIVIBRATORS	188
124	DUAL VOLTAGE-CONTROLLED OSCILLATORS	189
125	QUAD BUS BUFFER GATES 3-STATE	190
126	QUAD BUS BUFFER GATES 3-STATE	191
128	LINE DRIVER	192

TTL CMOS SN74 BICMOS		Page
Device	Function	
132	QUAD 2-INP. NAND SCHMITT TRIGGERS	192
133	13-INP. NAND	193
136	QUAD EXCLUSIVE-OR O.C.	193
137	3-TO-8 LINE DECODERS/DEMULTIPLIXERS LATCH	194
138	3-TO-8 LINE DECODERS/DEMULTIPLIXERS	196
139	DUAL 2-TO-4 LINE DECODERS/DEMULTIPLIXERS	198
140	DUAL 4-INP. NAND LINE DRIVERS	200
145	BCD-TO-DECIMAL DECODERS/DRIVERS	201
147	10-TO-4 LINE PRIORITY ENCODER	202
148	8-TO-3 LINE PRIORITY ENCODERS	204
150	1-OF-16 DATA SELECTOR	206
151	8-TO-1 LINE DATA SELECTORS/MULTIPLIXERS	208
153	DUAL 4-TO-1 LINE DATA SELECTORS/MULTIPLIXERS	210
154	4-TO-16 LINE DECODERS/DEMULTIPLIXER	212
155	DUAL 2-TO-4 LINE DECODERS/DEMULTIPLIXERS	214
156	DUAL 2-TO-4 LINE DECODERS/DEMULTIPLIXERS	216
157	QUAD 2-TO-4 LINE DATA SELECTORS/MULTIPLIXERS	218
158	QUAD 2-TO-4 LINE DATA SELECTORS/MULTIPLIXERS	220
159	4-TO-16 LINE DECODER/MULTIPLIXER	222
161	SYNCHRONOUS BINARY COUNTERS	224
163	SYNCHRONOUS BINARY COUNTERS	226
164	8-BIT SHIFT REGISTERS (P-OUT SERIAL)	228
165	8-BIT SHIFT REGISTERS (P-LOAD)	230
166	8-BIT SHIFT REGISTERS (P-LOAD)	232
169	UP-DOWN SYNCHRONOUS BINARY COUNTERS	234
170	4-BY-4 REGISTER FILES	236
173	4-BIT D-TYPE REGISTERS	238
174	HEX D-TYPE FLIP-FLOPS	240
175	QUAD D-TYPE FLIP-FLOPS	241
181	4-BIT ALU/FUNCTION GENERATORS	242
182	LOOK-AHEAD CARRY GENERATORS	244
190	SYNCHRONOUS UP/DOWN DECADE COUNTER	246
191	SYNCHRONOUS UP/DOWN COUNTERS	248
192	PRESETTABLE SYNCHRONOUS 4-BIT UP/DOWN COUNTERS	250
193	SYNCHRONOUS UP/DOWN DUAL CLOCK COUNTERS	252
194	4-BIT BIDIRECTIONAL SHIFT REGISTERS	254
195	4-BIT PARALLEL ACCESS SHIFT REGISTERS	256
221	DUAL MONOSTABLE MULTIVIBRATORS	258
237	3-TO-8 LINE DECODER DEMULTIPLIXER	260
238	3-TO-8 LINE DECODERS/DEMULTIPLIXERS	262
240	OCAL BUS DRIVERS /OL=48mA 3-STATE	264
241	OCAL BUS DRIVERS 3-STATE	266
243	QUADUPLE BUS TRANSCIEVERS	268
244	OCAL BUS DRIVERS 3-STATE	270
244-1	OCAL BUS DRIVERS /OL=48mA 3-STATE	272
245	OCAL BUS TRANSCIEVERS 3-STATE	272
245-1	OCAL BUS TRANSCIEVERS /OL=48mA 3-STATE	272
247	BCD-TO-SEVEN SEGMENT DECODERS/DRIVERS	274
250	1-OF-16 GENERATORS/MULTIPLIXER 3-STATE	276
251	DATA SELECTORS/MULTIPLIXER 3-STATE	278
253	DUAL 4-TO-1 LINE DATA SELECTOR/MULTIPLIXERS 3-STATE	280

TTL CMOS SN74 BICMOS		Page
Device	Function	
257	QUAD 2-TO-1 DATA SELECTOR/MULTIPLIXERS 3-STATE	282
258	QUAD 2-TO-1 DATA SELECTOR/MULTIPLIXERS 3-STATE	284
259	8-BIT ADDRESSABLE LATCHES	286
260	DUAL 5-INP. NOR GATES	288
265	QUAD COMPLEMENTARY-OUTPUT ELEMENTS	289
266	QUAD 2-INP. EXCLUSIVE-NOR O.C.	290
273	OCAL D-TYPE FLIP-FLOPS	291
276	QUAD JK FLIP-FLOPS	292
279	QUAD 5-R LATCHES	293
280	9-BIT PARITY GENERATORS/CHECKERS	294
283	4-BIT FULL ADDERS	296
286	9-BIT PARITY GENERATORS/CHECKERS	298
292	PROGRAMMABLE FREQUENCY DIVIDER/DIGITAL TIMER	300
293	4-BIT BINARY COUNTERS	302
294	PROGRAMMABLE FREQUENCY DIVIDER/DIGITAL TIMER	304
297	DIGITAL PLL FILTERS	306
298	QUAD 2-INP. MULTIPLEXERS WITH STORAGE	308
299	8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS	310
321	CRYSTAL-CONTROLLED OSCILLATOR	312
323	8-BIT BIDIRECTIONAL SHIFT/STORAGE REGISTERS	314
348	8-TO-3 LINE PRIORITY ENCODER	318
354	8-INP. MULTIPLEXERS/REGISTERS 3-STATE	322
356	8-INP. MULTIPLEXERS/REGISTERS 3-STATE	320
365	HEX BUS DRIVERS HEX BUFFERS/LINE DRIVERS 3-STATE	323
366	HEX BUS DRIVERS HEX BUFFERS/LINE DRIVERS 3-STATE	323
367	HEX BUS DRIVERS HEX BUFFERS/LINE DRIVERS 3-STATE	324
368	HEX BUS DRIVERS HEX BUFFERS/LINE DRIVERS 3-STATE	324
373	OCAL D-TYPE LATCHES 3-STATE	325
374	OCAL D-TYPE FLIP-FLOPS 3-STATE	326
375	QUAD LATCHES	327
377	OCAL D-TYPE FLIP-FLOPS CLOCK	328
378	HEX D-TYPE FLIP-FLOPS CLOCK	329
390	DUAL DECADE COUNTERS	330
393	DUAL BINARY COUNTERS	331
395	4-BIT CASCADABLE SHIFT REGISTER 3-STATE	332
399	QUAD 2-INP. MULTIPLEXER WITH STORAGE	334
423	MONO-STABLE MULTIVIBRATOR	335
442	QUADUPLE TRIDIRECTIONAL BUS TRANSCIEVERS	336
465	OCAL BUFFERS 3-STATE	338
518	8-BIT IDENTITY COMPARATOR	340
520	8-BIT IDENTITY COMPARATOR	342
521	8-BIT IDENTITY COMPARATOR	344
533	OCAL D-TYPE LATCHES	346
534	OCAL D-TYPE FLIP-FLOPS	347
540	OCAL BUFFERS/DRIVERS 3-STATE	348
540-1	OCAL BUFFERS/DRIVERS (OL=48mA)	348
541	OCAL BUFFERS/DRIVERS 3-STATES	349
541-1	OCAL BUFFERS/DRIVERS (OL=48mA)	349
543	OCAL REGISTERED TRANSCIEVERS	350
561	SYNCHRONOUS 4-BIT COUNTER	352
563	OCAL TRANSPARENT LATCHES	354
564	OCAL D-TYPE FLIP-FLOPS	355
569	SYNCHRONOUS BINARY COUNTER 3-STATE	356

TTL CMOS SN74 BICMOS		Page
Device	Function	
573	OCAL D-TYPE LATCHES	358
574	OCAL D-TYPE FLIP-FLOPS	359
575	OCAL D-TYPE FLIP-FLOPS	360
576	OCAL D-TYPE FLIP-FLOPS	361
577	OCAL D-TYPE FLIP-FLOPS	362
580	OCAL D-TYPE LATCHES	363
590	8-BIT COUNTER/OUTPUT REGISTER 3-STATE	364
592	8-BIT BINARY COUNTERS	366
593	8-BIT BINARY COUNTERS	368
594	8-BIT SHIFT REGISTERS	370
595	8-BIT SHIFT REGISTERS	372
596	8-BIT SHIFT REGISTERS	374
597	8-BIT SHIFT REGISTERS	376
598	8-BIT SHIFT REGISTERS	378
620	OCAL BUS TRANSCIEVERS 3-STATE	380
621	OCAL BUS TRANSCIEVERS/OI=48mA	381
621-1	OCAL BUS TRANSCIEVERS/OI=48mA	381
623	OCAL BUS TRANSCIEVERS	382
624	VOLTAGE CONTROLLED OSCILLATORS	383
628	VOLTAGE CONTROLLED OSCILLATORS	384
629	VOLTAGE CONTROLLED OSCILLATORS	385
638	OCAL BUS TRANSCIEVERS	386
638-1	OCAL BUS TRANSCIEVERS/OI=48mA	386
639	OCAL BUS TRANSCIEVERS	387
639-1	OCAL BUS TRANSCIEVERS/OI=48mA	387
640	OCAL BUS TRANSCIEVERS 3-STATE	388
640-1	OCAL BUS TRANSCIEVERS/OI=48mA 3-STATE	388
641	OCAL BUS TRANSCIEVERS O.C.	389
641-1	OCAL BUS TRANSCIEVERS/OI=48mA O.C.	389
642	OCAL BUS TRANSCIEVERS O.C.	390
642-1	OCAL BUS TRANSCIEVERS/OI=48mA O.C.	390
645	OCAL BUS TRANSCIEVERS 3-STATE	391
645-1	OCAL BUS TRANSCIEVERS/OI=48mA 3-STATE	391
646	OCAL BUS TRANSCIEVERS AND REGISTERS	392
646-1	OCAL BUS TRANSCIEVERS AND REGISTERS/OI=48mA	392
647	OCAL BUS TRANSCIEVERS AND REGISTERS	394
648	OCAL BUS TRANSCIEVERS AND REGISTERS	396
651	OCAL BUS TRANSCIEVERS AND REGISTERS	398
651-1	OCAL BUS TRANSCIEVERS AND REGISTERS/OI=48mA	398
652	OCAL BUS TRANSCIEVERS AND REGISTERS	400
653	OCAL BUS TRANSCIEVERS AND REGISTERS	402
654	OCAL BUS TRANSCIEVERS AND REGISTERS	404
657	OCAL TRANSCIEVERS WITH PARITY GENERATORS/CHECKERS 3-STATE	406
666	8-BIT D-TYPE TRANSPARENT READ-BACK LATCHES	408
667	8-BIT D-TYPE TRANSPARENT READ-BACK LATCHES	410
669	SYNCHRONOUS UP/DOWN BINARY COUNTER	412
670	4 x 4 REGISTER FILE	414
673	16-BIT SHIFT REGISTER	416
674	16-BIT SHIFT REGISTER	418
679	ADDRESS COMPARATOR	420
682	8-BIT IDENTITY COMPARATOR	422
684	8-BIT IDENTITY COMPARATOR	424

TTL CMOS SN74 BICMOS		Page
Device	Function	
686	8-BIT IDENTITY COMPARATOR	426
688	8-BIT IDENTITY COMPARATOR	428
697	SYNCHRONOUS UP-DOWN COUNTERS	430
699	SYNCHRONOUS UP-DOWN COUNTERS	432
756	OCAL BUFFER/LINE DRIVER WITH O.C. OUTPUTS	434
757	OCAL BUFFER/LINE DRIVER WITH O.C. OUTPUTS	435
760	OCAL BUFFER/LINE DRIVER WITH O.C. OUTPUTS	436
804	HEX 2-INP. NAND DRIVERS	437
805	HEX 2-INP. NOR DRIVERS	438
808	HEX 2-INP. AND DRIVERS	438
821	10-BIT BUS INTERFACE FLIP-FLOPS	439
823	9-BIT BUS INTERFACE FLIP-FLOP	440
825	10-BIT BUS INTERFACE FLIP-FLOP	442
827	10-BIT BUFFERS/BUS DRIVERS	444
828	10-BIT BUFFERS/BUS DRIVERS	444
832	HEX 2-INP. OR DRIVERS	445
833	10-BIT TO 9-BIT PARITY BUS TRANSCIEVERS	446
841	10-BIT BUS INTERFACE LATCHES	448
843	9-BIT BUS INTERFACE LATCHES	450
853	8-BIT TO 9-BIT PARITY BUS TRANSCIEVERS	452
857	HEX 2-TO-1 UNIVERSAL MULTIPLEXERS	454
861	10-BIT TRANSCIEVERS WITH 3-STATE OUTPUTS	456
863	9-BIT BUS TRANSCIEVER WITH 3-STATE OUTPUTS	457
867	8-BIT SYNCHRONOUS COUNTER	458
869	8-BIT SYNCHRONOUS COUNTER	460
870	DUAL 16-BY 4-BIT REGISTER FILES	462
873	DUAL 4-BIT D-TYPE LATCHES	464
874	DUAL 4-BIT D-TYPE FLIP-FLOPS	465
876	DUAL 4-BIT D-TYPE FLIP-FLOPS WITH INVERTED OUTPUTS	466
885	8-BIT MAGNITUDE COMPARATOR	468
990	8-BIT D-TYPE TRANSPARENT READ-BACK LATCHES	470
992	9-BIT D-TYPE TRANSPARENT READ-BACK LATCHES 3-STATE	471
994	10-BIT D-TYPE TRANSPARENT READ-BACK LATCHES	472
996	8-BIT D-TYPE EDGE-TRIGGERED READ-BACK LATCHES	474
1000	QUAD 2-INP. NAND BUFFERS/DRIVERS	476
1004	HEX INVERTER	476
1005	HEX INVERTER O.C.	477
1008	QUAD 2-INP. AND BUFFERS/DRIVERS	477
1032	QUAD 2-INP. OR BUFFERS/DRIVERS	478
1034	HEX DRIVERS	478
1035	HEX BUFFERS O.C.	479
1240	OCAL BUS DRIVER	479
1244	OCAL BUS DRIVER 3-STATE	480
1245	OCAL BIDIRECTIONAL BUS TRANSCIEVER 3-STATE	480
1640	OCAL BIDIRECTIONAL BUS TRANSCIEVER 3-STATE	481
1645	OCAL BIDIRECTIONAL BUS TRANSCIEVER 3-STATE	481
2240	OCAL BUFFERS AND LINE DRIVERS MOS DRIVERS WITH 3-STATE OUTPUTS	482
2241	DUMPING REGISTER, NON-INVERTING	483

TTL CMOS SN74 BICMOS		Page
Device	Function	
2244	OCTAL LINE/MOS DRIVERS WITH SERIES DUMPING REGISTER, NON-INVERTING	484
2245	OCTAL TRANSCIVER AND LINE/MOS DRIVERS WITH 3-STATE OUTPUTS	485
2373	25- Ω OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS	486
2414	MEMORY DECODER WITH ON-CHIP V _{CC} MONITOR	488
2541	OCTAL LINE DRIVERS/MOS DRIVERS WITH 3-STATE OUTPUTS	490
2827	10-BIT BUS/MOS MEMORY DRIVERS	490
2828	10-BIT BUS/MOS MEMORY DRIVERS INVERTING	491
2952	REGISTERED TRANSCIEVERS (2mA, 24mA, 48mA, 64mA)	492
2953	REGISTERED TRANSCIEVERS (2mA, 24mA, 48mA, 64mA)	494
3245	OCTAL BUS TRANSCIEVER 3-STATE	496
4002	DUAL 4-INPUT POSITIVE-NOR GATES	497
4015	DUAL 4-STAGE STATIC SHIFT REGISTER	498
4016	QUAD BILATERAL SWITCH	499
4020	14-STAGE BINARY COUNTERS	500
4024	7-STAGE BINARY COUNTERS	503
4040	12-STAGE BINARY COUNTERS	504
4046	PHASE-LOCKED-LOOP WITH VCO	505
4049	HEX INVERTING BUFFERS	506
4050	HEX NON-INVERTING BUFFERS	506
4051	8-CHANNEL ANALOG MULTIPLEXERS/DEMUL- TIPLEXERS	507
4052	DUAL 4-CHANNEL ANALOG MULTIPLEXERS/DEMUL- TIPLEXERS	508
4053	TRIPLE 2-CHANNEL ANALOG MULTIPLEXERS/DEMUL- TIPLEXERS	509
4059	CMOS PROGRAMMABLE DIVIDE-BY-N COUNTER	510
4060	ASYNCHRONOUS 14-STAGE BINARY COUNTERS AND OSCILLATORS	511
4066	QUAD BILATERAL SWITCHES	512
4067	16-CHANNEL ANALOG MULTIPLEXER/DEMUL- TIPLEXER	513
4075	TRIPLE 3-INPUT OR GATES	514
4084	8-STAGE SHIFT AND STORE BUS REGISTER, THREE-STATE	516
4245	OCTAL BUS TRANSCIEVER AND 3-V TO 5-V SHIFTER WITH 3-STATE OUTPUTS	518
4316	QUAD ANALOG SWITCH WITH LEVEL TRANSLATION	519
4351	ANALOG MULTIPLEXERS/DEMUL- TIPLEXERS WITH LATCH	520
4352	ANALOG MULTIPLEXERS/DEMUL- TIPLEXERS WITH LATCH	521
4374	OCTAL EDGE-TRIGGERED D-TYPE DUAL- RANK FLIP-FLOP WITH 3-STATE OUTPUTS	522
4511	BCD-TO-7 SEGMENT LATCH-DECODEDRIVERS	523
4514	4-LINE TO 16-LINE DECODERS/DEMUL- TIPLEXERS WITH INPUT LATCHES	524
4515	4-LINE TO 16-LINE DECODERS/DEMUL- TIPLEXERS WITH INPUT LATCHES	526
4518	DUAL SYNCHRONOUS COUNTERS	528
4520	DUAL SYNCHRONOUS COUNTERS	529
4538	DUAL RETRIGGERABLE PRECISION MONOSTABLE MULTIVIBRATOR	530
4543	BCD-TO-7 SEGMENT LATCH-DECODEDRIVERS	532
5400	11-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS	534

TTL CMOS SN74 BICMOS		Page
Device	Function	
5401	11-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS	534
5402	12-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS	535
5403	11-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS	535
7001	QUAD POSITIVE-AND GATES WITH SCHMITT-TRIGGER INPUTS	536
7002	QUAD POSITIVE-NOR GATES WITH SCHMITT-TRIGGER INPUTS	536
7032	QUAD 2-INPUT POSITIVE-OR GATES WITH SCHMITT-TRIGGER INPUTS	537
7046	PHASE-LOCKED LOOP WITH VCO AND LOCK DETECTOR	538
7266	QUAD 2-INPUT EXCLUSIVE-NOR GATES	539
8003	16-BIT BUS BUFFERS/DRIVERS WITH 3-STATE OUTPUTS	540
16240	16-BIT BUS BUFFERS/DRIVERS WITH 3-STATE OUTPUTS	544
16241	16-BIT BUS BUFFERS/DRIVERS WITH 3-STATE OUTPUTS	542
16244	16-BIT BUS BUFFERS/DRIVERS WITH 3-STATE OUTPUTS	544
16245	16-BIT BUS TRANSCIEVER WITH 3-STATE OUTPUTS	546
16260	12-BIT TO 24-BIT MULTIPLEXES D-TYPE LATCH WITH 3-STATE OUTPUTS	548
16269	12-BIT TO 24-BIT REGISTERED BUS EXCHANGER	550
16270	TRANSCIEVER WITH 3-STATE OUTPUTS	552
16271	12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER WITH 3-STATE OUTPUTS	554
16282	WITH 3-STATE OUTPUTS	556
16334	16-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS	558
16373	16-BIT TRANSPARENT LATCHES WITH 3-STATE OUTPUTS	560
16374	16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS	564
16409	9-BIT, 4-PORT UNIVERSAL BUS EXCHANGER WITH 3-STATE OUTPUTS	566
16460	4-TO-1 MULTIPLEXED/DEMUL- TIPLEXED TRANSCIEVERS WITH 3-STATE OUTPUTS	568
16470	16-BIT REGISTERED TRANSCIEVERS WITH 3-STATE OUTPUTS	570
16500	18-BIT UNIVERSAL BUS TRANSCIEVER WITH 3-STATE OUTPUTS	572
16501	18-BIT UNIVERSAL BUS TRANSCIEVER WITH 3-STATE OUTPUTS	574
16524	18-BIT REGISTERED BUS TRANSCIEVER WITH 3-STATE OUTPUTS	576
16525	18-BIT REGISTERED BUS TRANSCIEVER WITH 3-STATE OUTPUTS	578
16540	16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS	580
16541	16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS	581
16543	16-BIT REGISTERED TRANSCIEVERS WITH 3-STATE OUTPUTS	582
16600	18-BIT UNIVERSAL BUS TRANSCIEVERS WITH 3-STATE OUTPUTS	584
16601	18-BIT UNIVERSAL BUS TRANSCIEVERS WITH 3-STATE OUTPUTS	586
16620	16-BIT BUS TRANSCIEVERS WITH 3-STATE OUTPUTS	588
16623	16-BIT BUS TRANSCIEVERS WITH 3-STATE OUTPUTS	590

TTL CMOS SN74 BICMOS		Page
Device	Function	
16640	16-BIT BUS TRANSCIEVERS WITH 3-STATE OUTPUTS	591
16646	16-BIT BUS TRANSCIEVERS AND REGISTERS WITH 3-STATE OUTPUTS	592
16651	16-BIT BUS TRANSCIEVERS AND REGISTERS WITH 3-STATE OUTPUTS	594
16652	16-BIT BUS TRANSCIEVERS AND REGISTERS WITH 3-STATE OUTPUTS	596
16657	16-BIT TRANSCIEVERS WITH PARITY GENERATORS/ CHECKERS AND 3-STATE OUTPUTS	598
16721	20-BIT FLIP-FLOP WITH 3-STATE OUTPUTS	600
16722	22-BIT FLIP-FLOP WITH 3-STATE OUTPUTS	601
16820	10-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH DUAL OUTPUTS	602
16821	20-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS	603
16823	18-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH DUAL OUTPUTS	604
16825	16-BIT BUS BUFFERS/DRIVERS WITH 3-STATE OUTPUTS	605
16827	20-BIT BUS BUFFERS/DRIVERS WITH 3-STATE OUTPUTS	606
16831	1-TO-4 ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS	607
16832	WITH 3-STATE OUTPUTS	608
16833	DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCIEVERS	610
16834	16-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS	612
16835	3-3-V ABT 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS	613
16841	20-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS	614
16843	18-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS	615
16853	DUAL 16-BIT TO 9-BIT PARITY BUS TRANSCIEVERS WITH 3-STATE OUTPUTS	616
16861	20-BIT BUS TRANSCIEVERS WITH 3-STATE OUTPUTS	618
16863	18-BIT BUS TRANSCIEVERS WITH 3-STATE OUTPUTS	619
16901	18-BIT UNIVERSAL BUS TRANSCIEVER WITH PARITY GENERATORS/CHECKERS	620
16903	3-3-V 12-BIT UNIVERSAL BUS DRIVER WITH PARITY CHECKER AND DUAL 3-STATE OUTPUTS	622
16952	16-BIT REGISTERED TRANSCIEVERS WITH 3-STATE OUTPUTS	624
25244	25 Ω OCTAL BUS BUFFERS/DRIVERS WITH 3-STATE OUTPUTS	626
25245	25 Ω OCTAL BUS TRANSCIEVERS WITH 3-STATE OUTPUTS	627
25642	25- Ω OCTAL BUS TRANSCIEVER WITH 3-STATE OUTPUTS	628
29821	10-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS	629
29825	8-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS	630
29827	10-BIT BUFFERS AND BUS DRIVERS WITH 3-STATE OUTPUTS	631
29828	10-BIT BUFFERS AND BUS DRIVERS WITH 3-STATE OUTPUTS	632
29841	10-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS	633

TTL CMOS SN74 BICMOS		Page
Device	Function	
29843	9-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS	634
29854	8-BIT TO 9-BIT PARITY BUS TRANSCIEVER WITH 3-STATE OUTPUTS	636
29863	9-BIT BUS TRANSCIEVERS WITH 3-STATE OUTPUTS	638
29864	9-BIT BUS TRANSCIEVERS WITH 3-STATE OUTPUTS	639
32240	32-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS	640
32244	36-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS	642
32245	36-BIT BUS TRANSCIEVER WITH 3-STATE OUTPUTS	644
32316	16-BIT TRI-PORT UNIVERSAL BUS EXCHANGERS	646
32318	18-BIT TRI-PORT UNIVERSAL BUS EXCHANGERS WITH 3-STATE OUTPUTS	648
32373	32-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS	650
32374	32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS	652
32501	36-BIT UNIVERSAL BUS TRANSCIEVERS WITH 3-STATE OUTPUTS	654
32543	36-BIT REGISTERED BUS TRANSCIEVERS WITH 3-STATE OUTPUTS	656
40103	8-STAGE SYNCHRONOUS DOWN COUNTERS	658
162240	WITH 3-STATE OUTPUTS	659
162241	3-3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS	660
162244	16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS	661
162245	16-BIT TRANSCIEVER WITH 3-STATE OUTPUTS	662
162260	12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH WITH 3-STATE OUTPUTS	664
162268	12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS	666
162280	16-BIT TO 32-BIT REGISTERED BUS EXCHANGER WITH BYTE MASKS AND 3-STATE OUTPUTS	668
162282	18-BIT TO 36-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS	670
162334	16-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS	672
162374	3-3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS	674
162374	3-3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS	676
162460	4-TO-1 MULTIPLEXED/DEMUL- TIPLEXED REGISTERED TRANSCIEVERS WITH 3-STATE OUTPUTS	678
162500	18-BIT UNIVERSAL BUS TRANSCIEVER WITH 3-STATE OUTPUTS	680
162501	18-BIT UNIVERSAL BUS TRANSCIEVERS WITH 3-STATE OUTPUTS	682
162525	16-BIT REGISTERED BUS TRANSCIEVER WITH 3-STATE OUTPUTS	684
162541	3-3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS	686
162601	18-BIT UNIVERSAL BUS TRANSCIEVER WITH 3-STATE OUTPUTS	688
162721	3-3-V 20-BIT FLIP-FLOP WITH 3-STATE OUTPUTS	690
162820	3-3-V 10-BIT FLIP-FLOP WITH DUAL OUTPUTS AND 3-STATE OUTPUTS	691
162823	18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS	692

TTL CMOS SN74 BICMOS		Page
Device	Function	
162825	16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS	683
162827	20-BIT BUS BUFFERS/DRIVERS WITH 3-STATE OUTPUTS	694
162830	1-BIT TO 2-BIT ADDRESS DRIVER WITH 3-STATE OUTPUTS	695
162831	1-BIT TO 4-BIT ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS	696
162832	1-BIT TO 4-BIT ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS	697
162834	16-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS	698
162835	18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS	699
162836	20-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS	700
162841	20-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS	701
164245	16-BIT TRANSCEIVER AND 3.3-V TO 5-V SHIFTER WITH 3-STATE OUTPUTS	702
322374	3.3-V ABT 32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS	703

FUNCTION

GATE (AND/NAND/OR/NOR)

Description	No. of Input	Circuit	Input	Output	Device	Technology																				
						BiCMOS					CMOS					Advanced CMOS										
						BiCMOS		CMOS		Advanced CMOS		BiCMOS		CMOS		Advanced CMOS										
						LS	S	ALS	F	HC	HCT	ABT	LVT	ALVT	AC	ACT	AHCT	AHC	AHCT	ALVT	ALVC	ALVC	AVC			
POS-AND	2	4	OC	OC	08	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
					09	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
	6	6	BUF	BUF	10	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
					10B	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
	3	3	BUF	BUF	10B	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
					10C	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
	4	2	BUF	BUF	10D	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
					10E	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
	POS-NAND	3	3	OC	OC	10	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
						10B	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
6		6	BUF	BUF	10B	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
					10C	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
3		3	BUF	BUF	10D	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
					10E	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
4		2	BUF	BUF	10F	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
					10G	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
6		4	BUF	BUF	10H	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
					10I	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
8	1	BUF	BUF	10J	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
				10K	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
12	1	3S	3S	134	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X		
				135	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
POS-OR	2	4	BUF	BUF	32	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
					102	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
	6	6	BUF	BUF	182	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
183					X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
POS-NOR	2	4	BUF	BUF	02	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
					28	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
	6	6	BUF	BUF	33	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
128					X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
3	3	BUF	BUF	1002	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X		
				1005	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
4	2	BUF	BUF	1805	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
				27	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
5	2	4002	4002	25	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
				260	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X

Explanatory notes [Input] SCH : Schmitt-Trigger Inputs

[Output] BUF : Buffered Output OC : Open-Collector Output 3S : 3-State Output

Status ○ : Product available in technology indicated * : New product planned in technology indicated

X : Discontinued ■ : Not recommended for new designs

HC : SN74HCxx / CD74HCxx

HCT : SN74HCTxx / SN64HCTxx

BCT : SN74BCTxx / SN64BCTxx

AC : 74AC1xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACxx / CD74ACxx

ACT : 74ACT1xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx

RATE MULTIPLIER/FREQUENCY DIVIDERS

Description	Device	Technology																	
		BiCMOS		CMOS		BiCMOS		CMOS		Advanced CMOS									
		TTL	LS	ALS	F	HC	HCT	BCT	ABT	LVT	ALVT	AO	ACT	AHC	AHCT	LVC	ALVC	AVC	
FREQUENCY DIVIDERS																			
2-BIT BINARY RATE MULTIPLIER	56	X																	
DECADE RATE MULTIPLIER	17	X																	
PROGRAMMABLE FREQUENCY DIVIDER/DIVISOR	292	X																	
	291	X																	

Status ○: Product available in technology indicated * : New product planned in technology indicated
 X: Discontinued ■: Not recommended for new designs
 HC: SN74HCxx / CD74HCxx
 HCT: SN74HCTxx / CD74HCTxx
 BCT: SN74BCTxx / SN74BCTxx
 BCT: SN74BCTxx / SN74BCTxx
 AC: 74AC11xx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx
 ACT: 74ACT11xx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx

DATA SELECTOR/MULTIPLIER

No. of Input/output	Output	Circuit	Device	Technology																	
				BiCMOS		CMOS		BiCMOS		CMOS		Advanced CMOS									
				TTL	LS	ALS	F	HC	HCT	BCT	ABT	LVT	ALVT	AO	ACT	AHC	AHCT	LVC	ALVC	AVC	
16/1	2S	1	150	X																	
	2S	1	210	X																	
	3S	1	650	X																	
	3S	1	850	X																	
	OC	1	4097	X					X												
8/1	2S	1	151XA	X																	
	2S	1	152	X																	
	3S	1	354	X																	
	3S	1	354	X																	
	OC	1	4051	X																	
4/1	2S	2	355	X																	
	2S	2	153	X																	
	2S	2	250	X																	
	3S	2	452	X																	
	OC	2	452	X																	
2/1	2S	2	353	X																	
	2S	2	153	X																	
	2S	2	250	X																	
	3S	2	452	X																	
	OC	2	452	X																	
16	2S	1	157	X																	
	2S	1	359	X																	
	3S	1	267	X																	
	3S	1	463	X																	
	OC	1	697	X																	
2/1	2S	2	604	X																	
	2S	2	606	X																	
	3S	2	606	X																	
	3S	2	607	X																	
	OC	2	607	X																	
16	2S	10	1654	X																	
	2S	10	1654	X																	
	3S	10	1654	X																	
	3S	10	1654	X																	
	OC	10	1654	X																	

Explanatory notes [Output] 2S: Totem pole Output 3S: 3-State Output OC: Open-Collector Output
 [ETC] S: Storage Register
 Status ○: Product available in technology indicated * : New product planned in technology indicated
 X: Discontinued ■: Not recommended for new designs
 HC: SN74HCxx / CD74HCxx
 HCT: SN74HCTxx / CD74HCTxx
 BCT: SN74BCTxx / SN74BCTxx
 AC: 74AC11xx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx
 ACT: 74ACT11xx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx

DECODER/DEMULTIPLEXER

No. of Input/output	Output	Circuit	Device	Technology																	
				BiCMOS		CMOS		BiCMOS		CMOS		Advanced CMOS									
				TTL	LS	ALS	F	HC	HCT	BCT	ABT	LVT	ALVT	AO	ACT	AHC	AHCT	LVC	ALVC	AVC	
4/16	2S	1	AD	4814																	
	2S	1	AD	4815																	
	3S	1	AD	4815																	
	OC	1	AD	159																	
4/10	2S	1	BD	4814																	
	2S	1	BD	4815																	
	3S	1	BD	4815																	
	OC	1	BD	44																	
3/8	2S	1	238																		
	2S	1	AD	237																	
	2S	1	AD	131																	
	OC	1	AD	131																	
2/4	2S	2	238																		
	2S	2	238																		
	2S	2	153																		
	OC	2	153																		

Explanatory notes [Output] 2S: Totem pole Output 3S: 3-State Output OC: Open-Collector Output
 [ETC] AD: Address Latch BD: BCD TO DECIMAL
 Status ○: Product available in technology indicated * : New product planned in technology indicator
 X: Discontinued ■: Not recommended for new designs
 HC: SN74HCxx / CD74HCxx
 HCT: SN74HCTxx / CD74HCTxx
 BCT: SN74BCTxx / SN74BCTxx
 AC: 74AC11xx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx
 ACT: 74ACT11xx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx

CODE CONVERTER, PRIORITY ENCODER/REGISTER

Description	Device	Technology																
		BiCMOS		CMOS		BiCMOS		CMOS		Advanced CMOS								
		TTL	LS	ALS	F	HC	HCT	BCT	ABT	LVT	ALVT	AO	ACT	AHC	AHCT	LVC	ALVC	AVC
CODE CONVERTER																		
3-3 PRIORITY ENCODER	184	X																
4-3 PRIORITY ENCODER	187	X																
8-3 PRIORITY ENCODER	148	X																
4BIT CASCADABLE PRIORITY REGISTER	278	X																

Status ○: Product available in technology indicated * : New product planned in technology indicator
 X: Discontinued ■: Not recommended for new designs
 HC: SN74HCxx / CD74HCxx
 HCT: SN74HCTxx / CD74HCTxx
 BCT: SN74BCTxx / SN74BCTxx
 AC: 74AC11xx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx
 ACT: 74ACT11xx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx

MEMORY

Description	Device	Technology															
		Bipolar					CMOS										
		TTL	LS	ALS	F	HC	HCT	BCT	ALVT	ALVT	ACT	AHC	AHCT	LV	LVC	ALVC	
MEMORY REFRESH CONTROLLERS	600	X															
MEMORY REFRESH CONTROLLERS	601	X															
MEMORY REFRESH CONTROLLERS	602	X															
MEMORY REFRESH CONTROLLERS	608	X															
MEMORY REFRESH CONTROLLERS	612	X															
MEMORY MAPPERS	613	X															
MEMORY MAPPERS WITH LATCH	614	X															
MEMORY MAPPERS WITH LATCH	615	X															
MULTI-MODE LATCH	412	X															
S3 MEMORY DECODER	2414																

Status ○: Product available in technology indicated ** New product planned in technology indicated
 X: Discontinued ■: Not recommended for new designs
 HC: SN74HCxx / CD74HCxx
 HCT: SN74HCTxx / SN64HCTxx
 BCT: SN74BCTxx / SN64BCTxx
 AC: 74ACT11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACxx / CD74ACxx
 ACT: 74ACT11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx

CLOCK GENERATOR CIRCUIT

Description	Device	Technology															
		Bipolar					CMOS										
		TTL	LS	ALS	F	HC	HCT	BCT	ALVT	ALVT	ACT	AHC	AHCT	LV	LVC	ALVC	
QUAD COMPLEMENTARY-OUTPUT LOGIC	265	X															
QUAD COMPLEMENTARY-OUTPUT LOGIC	266	X															
CRYSTAL-CONTROLLED OSCILLATORS	320	X															
CRYSTAL-CONTROLLED OSCILLATORS	321	X															
DIGITAL PHASE-LOCK LOOP	297																

Status ○: Product available in technology indicated ** New product planned in technology indicated
 X: Discontinued ■: Not recommended for new designs
 HC: SN74HCxx / CD74HCxx
 HCT: SN74HCTxx / SN64HCTxx
 BCT: SN74BCTxx / SN64BCTxx
 AC: 74ACT11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACxx / CD74ACxx
 ACT: 74ACT11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx

SWITCH, SHIFTER, ERROR DETECTION CORRECTION CIRCUIT, HARD DISK DRIVER

Description	Device	Technology															
		Bipolar					CMOS										
		TTL	LS	ALS	F	HC	HCT	BCT	ALVT	ALVT	ACT	AHC	AHCT	LV	LVC	ALVC	
QUAD BILATERAL SWITCHES	4016																
ANALOG SWITCHES WITH LEVEL TRANSLATION	4316																
4BIT SHIFTERS	380	X															
8BIT PARALLEL ERROR DETECTION CORRECTION CIRCUIT	650	X															
8BIT PARALLEL ERROR DETECTION CORRECTION CIRCUIT	651	X															
18BIT PARALLEL ERROR DETECTION CORRECTION CIRCUIT	617																
18BIT PARALLEL ERROR DETECTION CORRECTION CIRCUIT	650	X															
32BIT PARALLEL ERROR DETECTION CORRECTION CIRCUIT	632																
32BIT PARALLEL ERROR DETECTION CORRECTION CIRCUIT	633																
32BIT PARALLEL ERROR DETECTION CORRECTION CIRCUIT	634																
HARD DISK DRIVER	1250																

Status ○: Product available in technology indicated ** New product planned in technology indicated
 X: Discontinued ■: Not recommended for new designs
 HC: SN74HCxx / CD74HCxx
 HCT: SN74HCTxx / SN64HCTxx
 BCT: SN74BCTxx / SN64BCTxx
 AC: 74ACT11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACxx / CD74ACxx
 ACT: 74ACT11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx

ACCUMULATORS, ARITHMETIC LOGIC UNIT(ALU), LOOK-AHEAD CARRY GENERATOR

Description	Device	Technology															
		Bipolar					CMOS										
		TTL	LS	ALS	F	HC	HCT	BCT	ALVT	ALVT	ACT	AHC	AHCT	LV	LVC	ALVC	
4BIT PARALLEL BINARY ACCUMULATORS	281	X															
4BIT PARALLEL BINARY ACCUMULATORS	681	X															
4BIT PARALLEL BINARY ACCUMULATORS	381	X															
4BIT ALU/FUNCTION GENERATORS	381	X															
4BIT ALU/FUNCTION GENERATORS	881	X															
4BIT ALU WITH RIPLE CARRY	382	X															
4BIT ALU WITH RIPLE CARRY	383	X															
LOOK-AHEAD CARRY GENERATORS	182	X															
LOOK-AHEAD CARRY GENERATORS	282	X															
QUAD SERIAL ADDER/SUBTRACTOR	305	X															

Status ○: Product available in technology indicated ** New product planned in technology indicated
 X: Discontinued ■: Not recommended for new designs
 HC: SN74HCxx / CD74HCxx
 HCT: SN74HCTxx / SN64HCTxx
 BCT: SN74BCTxx / SN64BCTxx
 AC: 74ACT11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACxx / CD74ACxx
 ACT: 74ACT11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx

ADDER

Description	Device	Technology															
		Bipolar					CMOS										
		TTL	LS	ALS	F	HC	HCT	BCT	ALVT	ALVT	ACT	AHC	AHCT	LV	LVC	ALVC	
4BIT BINARY FULL ADDER	83	X															
4BIT BINARY FULL ADDER	283	X															
8BIT BINARY FULL ADDER	180	X															
8BIT BINARY FULL ADDER	181	X															
20BIT BINARY FULL ADDER	82	X															

Status ○: Product available in technology indicated ** New product planned in technology indicated
 X: Discontinued ■: Not recommended for new designs
 HC: SN74HCxx / CD74HCxx
 HCT: SN74HCTxx / SN64HCTxx
 BCT: SN74BCTxx / SN64BCTxx
 AC: 74ACT11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACxx / CD74ACxx
 ACT: 74ACT11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx









MULTIPLIER

Description	Device	Technology															
		Bipolar					CMOS										
		TTL	LS	ALS	F	HC	HCT	BCT	ALVT	ALVT	ACT	AHC	AHCT	LV	LVC	ALVC	
2-4 PARALLEL BINARY MULTIPLIERS	261	X															
2-4 PARALLEL BINARY MULTIPLIERS	264	X															
4-4 PARALLEL BINARY MULTIPLIERS	264	X															
2IS COMPLEMENT MULTIPLIERS	384	X															









Status ○: Product available in technology indicated ** New product planned in technology indicated
 X: Discontinued ■: Not recommended for new designs
 HC: SN74HCxx / CD74HCxx
 HCT: SN74HCTxx / SN64HCTxx
 BCT: SN74BCTxx / SN64BCTxx
 AC: 74ACT11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACxx / CD74ACxx
 ACT: 74ACT11xxx (Product available in reduced-noise advanced CMOS: 11000 Series) / SN74ACTxx / CD74ACTxx

PIN ASSIGNMENTS


Pin Assignments

<p>00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES positive logic: $Y = A \cdot B$</p>  <p>See page 129</p>	<p>01 QUADRUPLE 2-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS positive logic: $Y = A \cdot B$</p>  <p>See page 140</p>	<p>04 HEX INVERTERS positive logic: $Y = \bar{A}$</p>  <p>See page 143</p>	<p>U04 HEX INVERTERS positive logic: $Y = \bar{A}$</p>  <p>See page 144</p>
<p>02 QUADRUPLE 2-INPUT POSITIVE-NOR GATES positive logic: $Y = \overline{A \cdot B}$</p>  <p>See page 141</p>	<p>05 HEX INVERTERS WITH OPEN-COLLECTOR OUTPUTS positive logic: $Y = \bar{A}$</p>  <p>See page 144</p>	<p>03 QUADRUPLE 2-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS positive logic: $Y = A \cdot B$</p>  <p>See page 142</p>	<p>06 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS positive logic: $Y = \bar{A}$</p>  <p>See page 145</p>

Pin Assignments

<p>07 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS positive logic: $Y = \bar{A}$</p>  <p>See page 145</p>	<p>11 TRIPLE 3-INPUT POSITIVE-AND GATES positive logic: $Y = A \cdot B \cdot C$</p>  <p>See page 149</p>	<p>08 QUADRUPLE 2-INPUT POSITIVE-AND GATES positive logic: $Y = A \cdot B$</p>  <p>See page 146</p>	<p>14 HEX SCHMITT-TRIGGER INVERTERS positive logic: $Y = \bar{A}$</p>  <p>See page 150</p>	<p>09 QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS positive logic: $Y = A \cdot B$</p>  <p>See page 147</p>	<p>16 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS positive logic: $Y = \bar{A}$</p>  <p>See page 151</p>	<p>10 TRIPLE 3-INPUT POSITIVE-NAND GATES positive logic: $Y = A \cdot B \cdot C$</p>  <p>See page 148</p>	<p>17 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS positive logic: $Y = \bar{A}$</p>  <p>See page 151</p>
--	---	--	---	--	---	--	--


47 BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS



See page 164


51 AND-OR-INVERT GATES

*LS1 2-WIDE 3-INPUT, 2-WIDE 2-INPUT
positive logic:
 $Y = AB + CD$



AND-OR-INVERT GATES

*LS1 2-WIDE 3-INPUT, 2-WIDE 2-INPUT
positive logic:
 $1Y = (1A \cdot 1B \cdot 1C) + (1D \cdot 1E \cdot 1F)$
 $2Y = (2A \cdot 2B) + (2C \cdot 2D)$




See page 165

64

4-2-2 INPUT AND-OR INVERT GATE


positive logic:
 $Y = ABCD + EF + GHI + JK$



See page 167

73


DUAL J-K FLIP-FLOPS WITH CLEAR



See page 168

74


DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR



See page 170

75


4-BIT BISTABLE LATCHES



See page 172

85

4-BIT MAGNITUDE COMPARATORS




See page 173

86

QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES


positive logic:
 $Y = A \oplus B$ or $Y = \bar{A}B + A\bar{B}$



See page 174

90


DECADE COUNTER



See page 175

92


DIVIDE-BY-TWELVE COUNTERS



See page 176

93


4-BIT BINARY COUNTERS



See page 177

97


SYNCHRONOUS 6-BIT BINARY RATE MULTIPLIER



See page 178

107


DUAL J-K FLIP-FLOPS WITH CLEAR



See page 180

109

DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR



See page 182

112
DUAL J-K NEGATIVE-EDGE-TRIGGERED
FLIP-FLOPS WITH PRESET AND CLEAR

See page 184

121
MONOSTABLE MULTIVIBRATOR

See page 185

122
RETRIGGERABLE MONOSTABLE MULTIVIBRATORS
WITH CLEAR

See page 187

123
DUAL RETRIGGERABLE MONOSTABLE
MULTIVIBRATORS WITH CLEAR

See page 188

124
DUAL VOLTAGE-CONTROLLED OSCILLATORS
WITH ENABLE INPUTS

See page 189

125
QUADRUPLE BUS BUFFER GATES
WITH THREE-STATE OUTPUTS

See page 190

126
QUADRUPLE BUS BUFFER GATES
WITH THREE-STATE OUTPUTS

See page 191

128
SN64128...75-Q LINE DRIVER
SN74128...50-Q LINE DRIVER

See page 192

132
QUADRUPLE 2-INPUT POSITIVE-NAND
SCHMITT TRIGGERS

See page 192

133
18-INPUT POSITIVE-NAND GATES

See page 193

136
QUAD 2-INPUT EXCLUSIVE-OR GATES
WITH OPEN COLLECTOR OUTPUTS

See page 193

137
3-TO 8-LINE DECODERS/MULTIPLEXERS
WITH ADDRESS LATCHES

See page 194

138
3-TO-10-LINE DECODERS/MULTIPLEXERS

See page 196

139
DUAL 2-TO-4-LINE DECODERS/MULTIPLEXERS

See page 198

140
DUAL 4-INPUT POSITIVE-NAND 50-Q
LINE DRIVERS


See page 200

145
BCD-TO-DECIMAL DECODERS/DRIVERS
FOR LAMPS, RELAYS, MOS

See page 201


Pin Assignments

147
10-TO-4 LINE PRIORITY ENCODER




See page 202

148
8-TO-3-LINE OCTAL PRIORITY ENCODERS




See page 208

153
DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLXERS




See page 204

150
1-OF-16 DATA SELECTOR



See page 205


151
8-TO-1 LINE DATA SELECTORS/MULTIPLXERS



See page 208

See page 210


154
4-LINE TO 16-LINE DECODER/MULTIPLXER



See page 212


Pin Assignments

155
156
DECODERS/MULTIPLXERS




See page 214, 216

157
158
QUAD 2-TO 1-LINE DATA SELECTORS/MULTIPLXERS




See page 218, 220

159
4-TO-16 LINE DECODER/MULTIPLXER




See page 222

161
163
SYNCHRONOUS 4-BIT BINARY COUNTERS




See page 224, 226

164
8-BIT PARALLEL OUTPUT SERIAL SHIFT REGISTERS




See page 228

165
8-BIT SHFT REGISTERS




See page 230

166
8-BIT SHIFT REGISTERS




See page 232

169
4-BIT UP/DOWN SYNCHRONOUS BINARY COUNTERS




See page 234

170
4-BY-4-REGISTER FILES




See page 236

173
4-BIT D-TYPE REGISTERS




See page 238

174
HEX D-TYPE FLIP-FLOPS




See page 240

175
QUAD D-TYPE FLIP-FLOPS




See page 241

181
ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS



See page 242


182
LOOK-AHEAD CARRY GENERATORS



See page 244


190
191

SYNCHRONOUS UP/DOWN DUAL CLOCK COUNTERS




See page 246, 248

192
PRESETTABLE SYNCHRONOUS 4-BIT UP/DOWN COUNTERS




See page 250

193
SYNCHRONOUS UP/DOWN DUAL CLOCK COUNTERS




See page 252

194
4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS




See page 254


195
4-BIT PARALLEL-ACCESS SHIFT REGISTERS




See page 256




See page 258




See page 260




See page 262




See page 264




See page 266




See page 268




See page 270




See page 272




See page 274




See page 276




See page 278




See page 280




See page 282



See page 284



See page 286



See page 288

265
QUAD COMPLEMENTARY-OUTPUT ELEMENTS
 positive logic:
 $Y = A, W = A$
 $Y = AB, W = AB$

See page 289

279
QUAD S-R LATCHES

See page 293

266
QUAD 2-INPUT EXCLUSIVE-NOR GATES WITH OPEN-COLLECTOR OUTPUTS
 positive logic:
 $Y = A \oplus B$

See page 290

280
9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS

See page 294

273
OCTAL D-TYPE FLIP-FLOPS

See page 291

283
4-BIT BINARY FULL ADDERS

See page 296

276
QUAD J-K FLIP-FLOPS

See page 292

286
9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS WITH BUS DRIVER PARITY I/O PORT

See page 298

292
PROGRAMMABLE FREQUENCY DIVIDER/DIGITAL TIMER

See page 300

298
QUAD 2-INPUT MULTIPLEXERS WITH STORAGE

See page 308

293
4-BIT BINARY COUNTERS

See page 302

299
8-BIT BIDIRECTIONAL UNIVERSAL SHIFT/STORAGE REGISTERS

See page 310

294
PROGRAMMABLE FREQUENCY DIVIDER/DIGITAL TIMER

See page 304

321
CRYSTAL-CONTROLLED OSCILLATOR

See page 312

297
DIGITAL PHASE-LOCKED-LOOP FILTERS

See page 306

323
9-BIT BIDIRECTIONAL SHIFT/STORAGE REGISTERS

See page 314

2952
OCTAL BUS TRANSCIVERS AND REGISTERS

See page 492

2953
OCTAL BUS TRANSCIVERS AND REGISTERS

See page 494

3245
OCTAL BUS TRANSCIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS

See page 496

4002
DUAL 4-INPUT POSITIVE-NOR GATES

Positive logic:
 $Y = A + B + C + D$

See page 497

4015
DUAL 4-STAGE STATIC SHIFT REGISTER

See page 498

4016
QUAD BILATERAL SWITCH

See page 499

4017
DECADE COUNTERS/DIVIDERS

See page 500

4020
14-STAGE BINARY COUNTERS

See page 502

4024
7-STAGE BINARY COUNTERS

See page 503

4040
12-STAGE BINARY COUNTERS

See page 504

4046
PHASE-LOCKED-LOOP WITH VCO

See page 507

4049
HEX INVERTING BUFFERS

See page 505

4050
HEX INVERTING BUFFERS NON-INVERTING

See page 506

4051
8-CHANNEL ANALOG MULTIPLEXERS/DEMULTIPLEXERS


See page 508

4052
DUAL 4-CHANNEL ANALOG MULTIPLEXERS/DEMULTIPLEXERS


See page 509

4053
TRIPLE 2-CHANNEL ANALOG MULTIPLEXERS/DEMULTIPLEXERS


See page 509




See page 510




See page 511




See page 512




See page 513




See page 514




See page 516




See page 518




See page 519




See page 520




See page 520




See page 521




See page 523



See page 524



See page 526



See page 528

**FUNCTION
AND
ELECTRICAL
CHARACTERISTICS**

00

QUADRUPL 2-INPUT POSITIVE-NAND GATES



Logic Diagram

- $Y = \overline{A \cdot B}$
- 74AC11xxx: Product Available in Reduced-Nois Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Nois Advanced CMOS (11000 Series)

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC HCT	SN74 HC HCT	CD74 AC	SN74 AC	CD74 AC	SN74 AC	CD74 AC	UNIT
I _{CC}	MAX	22	4.4	38	3	17.4	10.2	0.02	0.04	0.04	0.02	0.08	0.04	0.08	0.04 mA
V _{OH}	MAX	-0.4	-0.4	-1	-0.4	-2	-1	-4	-4	-4	-24	-24	-24	-24	-24 mA
I _{OL}	MAX	16	8	20	8	20	20	4	4	4	24	24	24	24	24 mA

PARAMETER	MAX or MIN	SN74 ACT	CD74 ACT	AHC ACT	LV ACT	SN74 ALVC	CD74 ALVC	SN74 ALVC	CD74 ALVC	UNIT
I _{CC}	MAX	0.02	0.08	0.02	-	0.02	0.01	0.01	0.01	mA
I _{OH}	MAX	-24	-24	-8	-8	-6	-12	-24	-24	mA
I _{OL}	MAX	24	24	8	8	6	12	24	24	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC HCT	CD74 HC HCT	SN74 AC	CD74 AC	SN74 AC	CD74 AC	UNIT	
t _{PLH}	A or B	Y	MAX	22	15	4.5	11	4.5	6	23	27	25	30	7.4	8.5	7.3	12.3
t _{PHL}	A or B	Y	MAX	15	15	5	8	4	5.3	23	27	25	30	6.8	7	7.3	8.8

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 ACT	CD74 ACT	AHC ACT	LV ACT	SN74 ALVC	CD74 ALVC	UNIT	
t _{PLH}	A or B	Y	MAX	9.5	10.8	8.5	9	13	8.5	4.3	3
t _{PHL}	A or B	Y	MAX	8	13.2	8.5	9	13	8.5	4.3	3

UNIT:ns

01

QUADRUPL 2-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS



Logic Diagram

- $Y = \overline{A \cdot B}$

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	ALS	HC	UNIT
I _{CC}	MAX	22	4.4	3	0.02	mA
V _{OH}	MAX	5.5	5.5	5.5	5.5	V _{CC} V
I _{OL}	MAX	16	8	8	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS	HC
t _{PLH}	A or B	Y	MAX	55	32	54	31
t _{PHL}	A or B	Y	MAX	15	28	28	25

UNIT:ns

02

QUADRUPL 2-INPUT POSITIVE-NOR GATES

- $Y = \overline{A + B}$
- 74AC11xxx: Product Available in Reduced-Nois Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Nois Advanced CMOS (11000 Series)

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC HCT	CD74 HC HCT	AC 11	CD74 AC 11	ACT 11	UNIT
I _{CC}	MAX	27	3.4	45	4	20.1	13	0.02	0.04	0.04	0.08	0.04	mA
V _{OH}	MAX	-0.4	-0.4	-1	-0.4	-2	-1	-4	-4	-4	-24	-24	mA
I _{OL}	MAX	16	8	20	8	20	20	4	4	4	24	24	mA

PARAMETER	MAX or MIN	CD74 ACT	AHC AHCT	LV 3V	LVC 3V	LVC 5V	UNIT
I _{CC}	MAX	0.08	0.02	0.02	-	0.02	0.01 mA
I _{OH}	MAX	-8	-8	-6	-6	-12	-24 mA
I _{OL}	MAX	24	8	8	6	12	24 mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC HCT	CD74 HC HCT	SN74 HC HCT	CD74 AC 11	ACT 11		
t _{PLH}	A or B	Y	MAX	22	15	5.5	12	4.5	6.5	23	27	25	32	6.9	11.5	10.6
t _{PHL}	A or B	Y	MAX	15	15	5.5	10	4.5	5.3	23	27	25	32	6.4	11.5	8.7

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 AHC AHCT	LV 3V	LVC 3V	LVC 5V		
t _{PLH}	A or B	Y	MAX	12.2	8.5	8.5	13	8.5	4.4
t _{PHL}	A or B	Y	MAX	12.2	8.5	8.5	13	8.5	4.4


UNIT: ns

03

QUADRUPL 2-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS

- $Y = \overline{A \cdot B}$

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	SN74 HC HCT	CD74 HC HCT	UNIT
I _{CC}	MAX	22	4.4	36	4	0.02	0.04	0.04 mA
V _{OH}	MAX	5.5	8	5.5	8	0.05	V _{CC}	V
I _{OL}	MAX	16	0.1	20	0.1	4	4	4 mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	SN74 HC HCT	CD74 HC HCT	
t _{PLH}	A or B	Y	MAX	45	32	7.5	50	31	30	36
t _{PHL}	A or B	Y	MAX	15	28	7	13	25	30	36

UNIT: ns

04

HEX INVERTERS

- $Y = \bar{A}$
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	F	SN74 HC	CD74 HC	SN74 ALS	AS	F	SN74 HC	CD74 HC	SN74 ALS	ACT	CD74 AC	CD74 ACT	UNIT
I _{CC}	MAX	33	6.6	5.4	4.2	26.3	15.3	0.02	0.04	0.02	0.04	0.02	0.04	0.02	0.08	0.08	0.08	mA
I _{OH}	MAX	-0.4	-0.4	-1	-0.4	-2	-1	-4	-4	-4	-4	-24	-24	-24	-24	-24	-24	mA
I _{OL}	MAX	16	8	20	8	20	20	4	4	4	4	24	24	24	24	24	24	mA

PARAMETER	MAX or MIN	SN74 HC	CD74 HC	SN74 ALS	ACT	CD74 AC	CD74 ACT	SN74 ALS	ACT	CD74 AC	CD74 ACT	SN74 ALS	ACT	CD74 AC	CD74 ACT	UNIT
I _{CC}	MAX	0.02	0.08	0.02	0.02	0.02	0.01	0.01	0.01	0.01	0.01	0.01	0.01	0.01	0.01	mA
I _{OH}	MAX	-24	-24	-8	-8	-6	-12	-24	-24	-24	-24	-24	-24	-24	-24	mA
I _{OL}	MAX	24	24	8	8	6	12	24	24	24	24	24	24	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	F	SN74 HC	CD74 HC	SN74 ALS	ACT	CD74 AC	CD74 ACT	UNIT		
t _{PLH}	A or B	Y	MAX	22	15	4.5	11	5	6	24	26	25	29	7.1	7.5	6.5	9.7
t _{PHL}	A or B	Y	MAX	15	15	5	8	4	5.3	24	26	25	29	6	7	6.5	9.6

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 HC	CD74 HC	SN74 ALS	ACT	CD74 AC	CD74 ACT	SN74 ALS	ACT	CD74 AC	CD74 ACT	UNIT
t _{PLH}	A or B	Y	MAX	9	9.3	8.5	8.5	12	8.5	4.5	2.8	8.5	4.5	2.8
t _{PHL}	A or B	Y	MAX	8.5	9.3	8.5	8.5	12	8.5	4.5	2.8	8.5	4.5	2.8

UNIT: ns

U04

HEX INVERTERS

- $Y = \bar{A}$
- Unbuffered Output

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 HC	CD74 HC	SN74 ALS	ACT	CD74 AC	CD74 ACT	SN74 ALS	ACT	CD74 AC	CD74 ACT	SN74 ALS	ACT	CD74 AC	CD74 ACT	UNIT
I _{CC}	MAX	0.02	0.04	0.02	0.02	0.02	0.01	0.01	0.01	0.01	0.01	0.01	0.01	0.01	0.01	mA
I _{OH}	MAX	-4	-4	-8	-8	-6	-12	-24	-24	-24	-24	-24	-24	-24	-24	mA
I _{OL}	MAX	4	4	8	8	6	12	24	24	24	24	24	24	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 HC	CD74 HC	SN74 ALS	ACT	CD74 AC	CD74 ACT	SN74 ALS	ACT	CD74 AC	CD74 ACT	UNIT	
t _{PLH}	A or B	Y	MAX	20	21	8	13	8	3.8	20	21	8	13	8	3.8
t _{PHL}	A or B	Y	MAX	20	21	8	13	8	3.8	20	21	8	13	8	3.8

UNIT: ns

05

HEX INVERTERS WITH OPEN-COLLECTOR OUTPUTS

- $Y = \bar{A}$

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	SN74 HC	CD74 HC	SN74 ALS	ACT	CD74 AC	CD74 ACT	SN74 ALS	ACT	CD74 AC	CD74 ACT	UNIT
I _{CC}	MAX	33	6.6	5.4	4.2	0.02	0.08	0.08	0.02	0.02	0.02	0.02	0.02	0.02	0.02	mA
I _{OH}	MAX	-	-	-	-	-24	-24	-24	-24	-24	-24	-24	-24	-24	-24	mA
V _{OH}	MAX	5.5	5.5	5.5	5.5	5.5	V _{CC}	5.5	V _{CC}	5.5	V _{CC}	5.5	V _{CC}	5.5	V _{CC}	V
I _{OL}	MAX	16	8	20	8	4	24	24	8	6	12	24	24	8	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	S	ALS	SN74 HC	CD74 HC	SN74 ALS	ACT	CD74 AC	CD74 ACT	SN74 ALS	ACT	CD74 AC	CD74 ACT	UNIT		
t _{PLH}	A or B	Y	MAX	55	32	7.5	54	29	-	-	-	-	-	-	-	-	12	8.5	
t _{PHL}	A or B	Y	MAX	15	28	7	14	21	-	-	-	-	-	-	-	-	12	8.5	
t _{PLZ}	A	Y	MAX	-	-	-	-	-	-	-	-	-	-	-	-	-	8.2	9.3	8.5
t _{PHZ}	A	Y	MAX	-	-	-	-	-	-	-	-	-	-	-	-	-	6.5	10.8	8.5

UNIT: ns

TRIPLE 3-INPUT POSITIVE-AND GATES

Logic Diagram



- $Y = A \cdot B \cdot C$
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC 11	SN74 ACT 11	SN74 ACT 11	LV 3V	LV 5V	UNIT
I _{CC}	MAX	6.6	4.2	3	18	8.7	0.02	0.04	0.02	0.04	0.02	0.02	-	-	0.02	mA
I _{BH}	MAX	-0.4	-1	-0.4	-2	-1	-4	-4	-4	-4	-24	-24	-24	-6	-12	mA
I _{OL}	MAX	8	20	8	20	20	4	4	4	4	24	24	24	6	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC 11	SN74 ACT 11	LV 3V	LV 5V	UNIT
t _{PH}	A, B or C	Y	MAX	15	7	13	6	6.6	25	30	21	42	6.5	8.5	9.6	10.5	
t _{PHL}	A, B or C	Y	MAX	20	7.5	10	5.5	6.5	25	30	21	42	6.9	7.5	8.7	10.5	

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC 11	SN74 ACT 11	LV 3V	LV 5V	UNIT
t _{PH}	A, B or C	Y	MAX	14	9												
t _{PHL}	A, B or C	Y	MAX	14	9												

UNIT: ns

HEX SCHMITT-TRIGGER INVERTERS

Logic Diagram



- $Y = \bar{A}$
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 AC	CD74 AC	SN74 AC	CD74 AC	SN74 AC	CD74 AC	AHC	AHCT	UNIT
I _{CC}	MAX	60	21	0.02	0.04	0.02	0.04	0.02	0.04	0.02	0.04	0.02	0.04	0.02	0.02	mA
I _{BH}	MAX	-0.8	-0.4	-4	-4	-4	-4	-4	-4	-4	-4	-4	-4	-8	-8	mA
I _{OL}	MAX	16	8	4	4	4	4	4	4	4	4	4	8	8	mA	

PARAMETER	MAX or MIN	LV 3V	LV 5V	LVC 3V	ALVC 3V	UNIT
I _{CC}	MAX	-	0.02	0.01	0.01	mA
I _{BH}	MAX	-6	-12	-24	-24	mA
I _{OL}	MAX	6	12	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	SN74 AC	CD74 AC	SN74 AC	CD74 AC	SN74 AC	CD74 AC	AHC	AHCT	UNIT
t _{PH}	A or B	Y	MAX	22	22	31	41	40	57	11	10.5	12.5	14.5			
t _{PHL}	A or B	Y	MAX	22	22	31	41	40	57	11	10.5	12.5	14.5			

PARAMETER	INPUT	OUTPUT	MAX or MIN	AHC	AHCT	LV 3V	LV 5V	LVC 3V	ALVC 3V	UNIT
t _{PH}	A or B	Y	MAX	12	9	18.5	12	6.4	3.4	
t _{PHL}	A or B	Y	MAX	12	9	18.5	12	6.4	3.4	

UNIT: ns

16

HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

- $Y = \bar{A}$

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	TTL	UNIT
I_{CC}	MAX	51	mA
V_{OH}	MAX	15	V
I_{OL}	MAX	40	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL
t_{PH}	A	Y	MAX	15
t_{PL}	A	Y	MAX	23

UNIT: ns

Logic Diagram



19

HEX SCHMITT-TRIGGER INVERTERS

- $Y = \bar{A}$
- P-N-P Input Reduce System Loading ($I_{IH} = -0.05\text{mA MAX}$)
- Excellent Noise Immunity with Typical Hysteresis of 0.8V

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	LS	UNIT
I_{CC}	MAX	30	mA
I_{OH}	MAX	-0.4	mA
I_{OL}	MAX	B	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS
t_{PH}	A or B	Y	MAX	20
t_{PL}	A or B	Y	MAX	30

UNIT: ns

Logic Diagram



17

HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

- $Y = A$

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	UNIT
I_{CC}	MAX	41	5.6
V_{OH}	MAX	15	V
I_{OL}	MAX	40	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL
t_{PH}	A	Y	MAX	15
t_{PL}	A	Y	MAX	26

UNIT: ns

20

DUAL 4-INPUT POSITIVE-NAND GATES

Logic Diagram



- $Y = \overline{A \cdot B \cdot C \cdot D}$
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	AC 11	CD74 ACT 11	CD74 ACT 11	LV 5V	UNIT	
I _{CC}	MAX	11	2.2	18	1.5	8.7	5.1	0.02	0.04	0.04	0.08	-	0.02	mA	
I _{OH}	MAX	-0.4	-0.4	-1	-0.4	-2	-1	-4	-4	-24	-24	-24	-6	-12	mA
I _{OL}	MAX	16	8	20	8	20	20	4	4	24	24	24	6	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 ACT 11	CD74 ACT 11	LV 5V	UNIT	
t _{PLH}	A, B, C or D	Y	IMAX	22	15	4.5	11	5	6	28	30	42	6.7	12.2	9.1
t _{PHL}	A, B, C or D	Y	IMAX	15	15	5	10	4.5	5.3	28	30	42	7.3	12.2	9.2


PARAMETER	INPUT	OUTPUT	LV 5V	UNIT	
t _{PLH}	A, B, C or D	Y	IMAX	11.5	8
t _{PHL}	A, B, C or D	Y	IMAX	11.5	8

UNIT: ns

21

DUAL 4-INPUT POSITIVE-AND GATES

Logic Diagram



- $Y = A \cdot B \cdot C \cdot D$
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT 11	AC 11	CD74 HCT 11	LV 5V	UNIT	
I _{CC}	MAX	4.4	2.3	12	7.3	0.02	0.04	0.04	0.04	0.04	-	0.02	mA
I _{OH}	MAX	-0.4	-0.4	-2	-1	-4	-4	-4	-24	-24	-6	-12	mA
I _{OL}	MAX	8	8	20	20	4	4	4	24	24	6	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT 11	AC 11	CD74 HCT 11	LV 5V	UNIT
t _{PLH}	A, B, C or D	Y	MAX	15	15	6	5.3	28	33	41	8.8	9.8	12	6
t _{PHL}	A, B, C or D	Y	MAX	20	10	6	5.5	28	33	41	6.9	8.9	12	8


UNIT: ns

25

DUAL 4-INPUT POSITIVE-NOR GATES WITH STROBE

- $Y = \overline{G (A + B + C + D)}$

Logic Diagram



GATE 1 OF SN6423/SN7423 ONLY

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	UNIT
I _{CC}	MAX	19	mA
I _{OH}	MAX	-0.8	mA
I _{OL}	MAX	16	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL
t _{PLH}	A or B	Y	MAX	22
t _{PHL}	A or B	Y	MAX	15

UNIT: ns

QUADRUPL 2-INPUT HIGH-VOLTAGE INTERFACE POSITIVE-NAND GATES

- $Y = \overline{AB}$

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	UNIT
I_{CC}	MAX	22	4.4	mA
V_{OH}	MAX	15	15	V
I_{OL}	MAX	16	8	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS
t_{PHL}	A or B	Y	MAX	24	32
t_{PLH}	A or B	Y	MAX	17	28

UNIT: ns

TRIPLE 3-INPUT POSITIVE-NOR GATES

- $Y = \overline{A + B + C}$
- 74ACT1xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74AACT1xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	ALS	AS	F	SN74 HC HCT	CD74 HC HCT	AC	ACT	LV	LV	UNIT
I_{CC}	MAX	26	6.8	4	17.1	12	0.02	0.04	0.04	0.04	3V	5V	
I_{OH}	MAX	-0.8	-0.4	-0.4	-2	-1	-4	-4	-4	-24	-6	-12	mA
I_{OL}	MAX	16	8	8	20	20	4	4	4	24	6	12	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS	AS	F	SN74 HC HCT	CD74 HC HCT	AC	ACT	LV	LV	UNIT
t_{PHL}	A, B or C	Y	MAX	15	15	15	5.5	5.5	23	29	35	7.7	10.1	14	9
t_{PLH}	A, B or C	Y	MAX	11	15	9	4.5	4.5	23	29	35	8.1	9.4	14	9

UNIT: ns

8-INPURT POSITIVE-NAND GATES

- $Y = \overline{A*B*C*D*E*F*G*H}$
- 74AC11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74AACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC HCT	CD74 HC HCT	AC	ACT	UNIT
I_{CC}	MAX	6	1.1	10	0.9	4.9	4	0.02	0.04	0.04	0.04	mA
I_{OH}	MAX	-0.4	-0.4	-1	-0.4	-2	-1	-4	-4	-24	-24	mA
I_{OL}	MAX	16	8	20	8	20	20	4	4	24	24	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC HCT	CD74 HC HCT	AC	ACT
t_{PHL}	A thru H	Y	MAX	22	15	6	10	5	5.5	33	39	42	7.2
t_{PLH}	A thru H	Y	MAX	15	20	7	12	4.5	5	33	39	42	7.4

UNIT: ns

DELAY ELEMENTS

- Delay Elements for Generating Delay Line
- Inverting and Non-inverting Elements
- Buffer NAND Elements Rated at I_{OL} of 12/24mA
- P-N-P Inputs Reduce Fan-In ($I_{IL} = -0.2mA$ MAX)
- Worst Case MIN/MAX Delays Guaranteed Across Temperature and V_{CC} Range

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	UNIT
I_{CC}	MAX	20	mA
I_{OH}	MAX	-1.2	mA
I_{OL}	MAX	-0.4	mA
I_{OL}	MAX	24	mA
I_{OL}	MAX	8	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS
t_{PH}	A1, A6	Y1, Y6	MAX	65
t_{PL}	A1, A6	Y1, Y6	MAX	45
t_{PH}	A2, A5	Y2, Y5	MAX	80
t_{PL}	A2, A5	Y2, Y5	MAX	95
t_{PH}	A3, B3	Y3, Y4	MAX	15
t_{PL}	A3, B3	Y3, Y4	MAX	15

UNIT: ns

32

QUADRUPL 2-INPUT POSITIVE-OR GATES

- $Y = A + B$

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC	SN74 AC	CD74 AC	ACT	UNIT
I_{CC}	MAX	38	9.8	88	4.9	26.6	15.5	0.02	0.04	0.02	0.04	0.04	0.02	0.08	0.04	mA
V_{OH}	MAX	-0.8	-0.4	-1	-0.4	-2	-1	-4	-4	-4	-4	-24	-24	-24	-24	mA
I_{OL}	MAX	16	8	20	8	20	20	4	4	4	4	24	24	24	24	mA

PARAMETER	MAX or MIN	SN74 ACT	CD74 ACT	AHC	AHCT	LV 3V	LV 5V	LVC 3V	ALVC	UNIT
I_{CC}	MAX	0.02	0.08	0.02	0.02	0.02	0.02	0.01	0.01	mA
V_{OH}	MAX	-24	-24	-8	-8	-6	-12	-24	-24	mA
I_{OL}	MAX	24	24	8	8	6	12	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	SN74 HCT	CD74 HC	SN74 AC	CD74 AC	ACT	SN74 AC
t_{PLH}	A or B	Y	MAX	15	22	7	14	5.8	6.6	25	27	30	36	6.7	8.5	7.5
t_{PHL}	A or B	Y	MAX	22	22	7	12	5.8	-	25	27	30	36	5.9	7.5	

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 AC	SN74 ACT	SN74 HCT	CD74 HC	SN74 AC	LV 3V	LV 5V	LVC 3V	ALVC 3V
t_{PLH}	A or B	Y	MAX	9.5	9	10	12.1	8.5	9	13	8.5	3.8
t_{PHL}	A or B	Y	MAX	9.5	8	10	12.1	8.5	9	13	8.5	3.8


UNIT: ns

33

QUADRUPL 2-INPUT POSITIVE-NOR BUFFERS WITH OPEN-COLLECTOR OUTPUTS

- $Y = \overline{A + B}$

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	ALS	UNIT
I_{CC}	MAX	16.5	13.8	9	mA
V_{OH}	MAX	5.5	5.5	5.5	V
I_{OL}	MAX	48	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS
t_{PLH}	A or B	Y	MAX	15	32	33
t_{PHL}	A or B	Y	MAX	18	28	12


UNIT: ns

35

HEX NONINVERTERS WITH OPEN-COLLECTOR OUTPUTS

- $Y = A$

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	ALS	UNIT
I_{CC}	MAX	63	mA
V_{OH}	MAX	5.5	V
I_{OL}	MAX	8	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS
t_{PLH}	A	Y	MAX	50
t_{PHL}	A	Y	MAX	14

UNIT: ns

QUADRUPL 2-INPUT POSITIVE-NAND BUFFERS

- $Y = \overline{A \cdot B}$

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	F	UNIT
I_{CC}	MAX	54	12	80	7.8	33	mA
I_{OH}	MAX	-1.2	-1.2	-3	-2.8	-15	mA
I_{OL}	MAX	48	24	60	24	64	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	F
t_{PHL}	A or B	Y	MAX	22	24	6.5	8	6.5
t_{PLH}	A or B	Y	MAX	15	24	6.5	7	5

UNIT: ns

QUADRUPL 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS

- $Y = \overline{A \cdot B}$

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	F	UNIT
I_{CC}	MAX	54	12	80	7.8	30	mA
V_{OH}	MAX	5.5	5.5	5.5	5.5	4.5	V
I_{OL}	MAX	48	24	60	24	64	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	F
t_{PHL}	A or B	Y	MAX	22	32	10	33	13
t_{PLH}	A or B	Y	MAX	18	28	10	12	5.5

UNIT: ns

4-LINE TO 10-LINE DECODERS

- All Outputs Are High for Invalid Input Conditions
- Also for Applications as 3-Line to 8-Line Decoders
- 4-Line to 16-Line Decoders
- Full Decoding of Valid Input Logic Ensures That All Inputs Remain Off for All Invalid Input Conditions

Logic Diagram



BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

- Open-Collector Outputs
- Lamp-Test Provision
- Leading/Trailing Zero Suppression

FUNCTION TABLE

No.	INPUTS				OUTPUTS									
	D	C	B	A	0	1	2	3	4	5	6	7	8	9
0	L	L	L	L	L	H	H	H	H	H	H	H	H	H
1	L	L	L	H	L	H	H	H	H	H	H	H	H	H
2	L	L	H	L	H	L	H	H	H	H	H	H	H	H
3	L	L	H	H	L	L	H	H	H	H	H	H	H	H
4	L	H	L	L	H	H	L	H	H	H	H	H	H	H
5	L	H	L	H	H	H	L	H	H	H	H	H	H	H
6	L	H	H	L	H	H	H	L	H	H	H	H	H	H
7	L	H	H	H	H	H	H	H	L	H	H	H	H	H
8	H	L	L	L	H	H	H	H	H	H	H	H	L	H
9	H	L	L	H	H	H	H	H	H	H	H	H	H	L
INVALID	H	L	L	L	H	H	H	H	H	H	H	H	H	H


RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	UNIT
I _{CC}	MAX	70	mA
V _{O(on)}	MAX	0.9	V
I _{OL}	MAX	80	mA

SWITCHING CHARACTERISTICS

PARAMETER	MAX or MIN	TTL
t _{PH}	MAX	25
t _{PLH}	MAX	25


UNIT: ns



AND-OR INVERT GATES

- '51, 'S51: $Y = AB + CD$
- 'F51, 'LS51: $1Y = (1A \cdot 1B \cdot 1C) + (1D \cdot 1E \cdot 1F)$
- 'HC51: $2Y = (2A \cdot 2B) + (2C \cdot 2D)$

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	F	SN74 HC	UNIT
I_{CC}	MAX	14	2.8	22	7.5	0.08	mA
I_{OH}	MAX	-0.4	-0.4	-1	-1	-4	mA
I_{OL}	MAX	16	8	20	20	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN			SN74 HC		
			TTL	LS	S	F	S	F
t_{PLH}	Any	Y	MAX	22	20	5.5	5.5	38
t_{PHL}	Any	Y	MAX	15	20	5.5	4.5	35

UNIT: ns

FUNCTION TABLE

No.	INPUTS				BUBBO				OUTPUTS				
	LT	RBI	D	C	B	A	a	b	c	d	e	f	g
0	H	X	L	L	L	L	H	ON	ON	ON	ON	ON	OFF
1	H	X	L	L	L	H	H	ON	ON	ON	ON	ON	OFF
2	H	X	L	L	L	H	H	ON	ON	ON	ON	ON	OFF
3	H	X	L	L	L	H	H	ON	ON	ON	ON	ON	OFF
4	H	X	L	L	L	H	H	OFF	OFF	ON	ON	ON	ON
5	H	X	L	L	L	H	H	OFF	OFF	ON	ON	ON	ON
6	H	X	L	L	L	H	H	OFF	OFF	ON	ON	ON	ON
7	H	X	L	L	L	H	H	ON	ON	ON	ON	ON	OFF
8	H	X	L	L	L	H	H	ON	ON	ON	ON	ON	ON
9	H	X	L	L	L	H	H	OFF	OFF	ON	ON	ON	ON
10	H	X	L	L	L	H	H	OFF	OFF	ON	ON	ON	ON
11	H	X	L	L	L	H	H	OFF	OFF	ON	ON	ON	ON
12	H	X	L	L	L	H	H	OFF	OFF	ON	ON	ON	ON
13	H	X	L	L	L	H	H	OFF	OFF	ON	ON	ON	ON
14	H	X	L	L	L	H	H	OFF	OFF	ON	ON	ON	ON
15	H	X	L	L	L	H	H	OFF	OFF	ON	ON	ON	ON
BI	X	X	X	X	X	X	L	OFF	OFF	OFF	OFF	OFF	OFF
RBI	H	L	L	L	L	L	H	ON	ON	ON	ON	ON	ON
LT	L	X	X	X	X	X	H	ON	ON	ON	ON	ON	ON

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	UNIT
I_{CC}	MAX	103	13	mA
I_{OH}	MAX	-0.2	-0.05	mA
I_{OL}	MAX	8	3.2	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	
			TTL	LS
t_{off}	A	A to g	MAX	100
t_{on}	A	A to g	MAX	100
t_{off}	RBI	A to g	MAX	100
t_{on}	RBI	A to g	MAX	100

UNIT: ns

4-2-3-2 INPUT AND-OR INVERT GATE

● $Y = \overline{ABCD + EF + GHI + JK}$

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	S	F	UNIT
I_{CC}	MAX	16	4.7	mA
I_{OH}	MAX	-1	-1	mA
I_{OL}	MAX	20	20	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	S	F
t_{PH}	ANY	Y	MAX	5.5	7
t_{PL}	ANY	Y	MAX	5.5	5.5


UNIT: ns

DUAL J-K FLIP-FLOPS WITH CLEAR

Logic Diagram



CD74HC/HCT73



4-BIT BISTABLE LATCHES

FUNCTION TABLE

INPUTS		OUTPUTS	
PRESET	CLEAR	D	Q
H	X	X	H
L	X	X	L
H	L	X	H*
L	L	X	H*
H	H	L	L*
L	H	L	L*
H	H	L	Q ₀ Q ₀
H	H	L	Q ₀ Q ₀

1 This configuration is unstable; that is, it does not persist when PRE or CLR returns to its inactive (high) level.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 AC	CD74 AC	SN74 HC	CD74 HC	SN74 AC	CD74 AC	UNIT
I _{CC}	MAX	15	8	25	4	16	16	0.04	0.08	0.04	0.04	0.02	0.08	0.02	0.04	mA
I _{BH}	MAX	-0.4	-0.4	-2	-1	-4	-4	-24	-24	-24	-24	-24	-24	-24	-24	mA
I _{OL}	MAX	16	8	20	8	20	20	4	4	4	4	24	24	24	24	mA

PARAMETER	MAX or MIN	SN74 AC	CD74 AC	AHC	AHCT	L _V	L _V	LVC	UNIT
I _{CC}	MAX	0.02	0.08	0.02	0.02	-	-	0.02	mA
I _{OL}	MAX	-24	-8	-8	-8	6	6	12	24


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 AC	CD74 AC	SN74 HC	CD74 HC	UNIT
t _{max}			MIN	15	25	75	34	105	100	25	20	24	16	16	125	
t _W	CLOCK 'H'		MIN	30	25	6	14.5	4	4	20	24	23	27	4		
	CLOCK 'L'		MIN	37	-	7.3	14.5	5.5	5	20	24	23	27	4		
t _{su}	RESET or CLEAR 'L'		MIN	30	25	7	15	4	4	25	24	20	24	4		
	D		MIN	20	20	3	15	4.5	3	25	18	15	18	3.5		
t _h	PRE, CLR INACTIVE		MIN	20	-	-	10	2	2	6	-	0	5	1		
		Q	MIN	5	5	2	0	0	1	0	3	0	3	0		
t _{PHL}	RESET	Q	MAX	25	23	6	13	7.5	7.1	58	60	44	60	7.1		
	CLEAR	Q	MAX	40	40	13.5	15	10.5	10.5	58	60	44	60	7.1		
t _{PLH}	CLOCK	Q	MAX	25	25	9	16	8	7.8	44	53	35	53	8.2		
t _{PHL}	CLOCK	Q or Q̄	MAX	40	40	9	18	9	9.2	44	53	35	53	7.5		


PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 AC	CD74 AC	SN74 ACT	CD74 ACT	AHC	AHCT	L _V	L _V	LVC
t _{max}			MIN	125	110	95	125	95	75	65	45	75
t _W	CLOCK 'H'		MIN	5	4.5	5	6	5.7	5	5	7	5
	CLOCK 'L'		MIN	5	4.5	5	6	5.7	5	5	7	5
t _{su}	RESET or CLEAR 'L'		MIN	5	4	5	6	5	5	5	7	5
	D		MIN	3	3.5	4.5	3.5	4	5	5	7	5
t _h	PRE, CLR INACTIVE		MIN	0	-	2	0	-	3	3.5	5	3
		Q	MIN	0.5	0	1	9.5	0.5	0	0.5	0.5	0
t _{PHL}	RESET	Q	MAX	10	10.5	9.6	11.5	11.5	11	13	18	11
	CLEAR	Q	MAX	10.5	11.5	12.5	12.5	11	13	18	11	5.4
t _{PLH}	CLOCK	Q	MAX	10	10.5	9.6	11.5	11.5	11	13	18	11
t _{PHL}	CLOCK	Q or Q̄	MAX	10.5	11.5	12.5	12.5	11	13	18	11	5.4
t _{PHL}	CLOCK	Q or Q̄	MAX	10.5	10	9.4	14	9.5	10.5	10	17.5	10.5
t _{PHL}	CLOCK	Q or Q̄	MAX	10.5	10	8.8	12	9.5	10.5	10	17.5	10.5

UNIT f_{max}: MHz, other: ns

Logic Diagram



SN74LS75



CD74HC/HCT75

FUNCTION TABLE

INPUTS		OUTPUTS	
D	C	Q	Q̄
L	H	L	H
H	H	H	L
X	L	H	L
X	L	L	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	UNIT
I _{CC}	MAX	53	12	0.04	0.08	mA
I _{BH}	MAX	-0.4	-0.4	-4	-4	mA
I _{OL}	MAX	16	8	4	4	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	UNIT
t _W			MIN	20	20	20	24	24
t _{su}			MIN	20	20	25	18	18
t _h			MIN	5	5	5	3	3
t _{PHL}	D	Q	MAX	30	27	30	33	42
t _{PLH}	D	Q̄	MAX	25	17	30	33	42
t _{PHL}	D	Q	MAX	40	20	30	39	42
t _{PLH}	G	Q	MAX	15	15	30	39	42
t _{PHL}	G	Q̄	MAX	30	27	33	39	42
t _{PHL}	G	Q	MAX	30	30	33	39	45
t _{PHL}	G	Q̄	MAX	15	15	33	39	45

UNIT: ns

DECADE COUNTER

Logic Diagram



FUNCTION TABLE

BCD COUNT SEQUENCE		OUTPUTS			
Count	Q _D	Q _C	Q _B	Q _A	
0	L	L	L	L	
1	L	L	L	H	
2	L	L	H	L	
3	L	L	H	H	
4	L	H	L	L	
5	L	H	L	H	
6	L	H	H	L	
7	L	H	H	H	
8	H	L	L	L	
9	H	L	L	H	

RESET/COUNT FUNCTION TABLE

RESET INPUTS		OUTPUTS			
R _n (1)	R _n (2)	Q _D	Q _C	Q _B	Q _A
H	H	L	L	L	L
H	H	L	L	L	H
H	H	L	L	H	L
H	H	L	L	H	H
X	X	H	H	L	L
X	X	H	H	L	H
X	X	L	X	L	X
L	X	X	L	L	X
L	X	X	L	L	H
X	L	L	X	L	X
X	L	L	X	L	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	UNIT
I _{CC}	MAX	39	15	mA
I _{OH}	MAX	-0.8	-0.4	mA
I _{OL}	MAX	16	8	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN		TTL	LS
			MAX	MIN		
f _{max}	A	Q _A		MIN	32	32
	B	Q _B			16	16
t _w	A				15	15
	B				30	30
RESET				MIN	15	30
t _{SU}	RESET INACTIVE			MIN	25	25
t _{PHL}	A	Q _A		MAX	16	16
	B	Q _B			18	18
t _{PHH}	A	Q _D		MAX	48	48
	B	Q _D			50	50
t _{PHL}	B	Q _B		MAX	16	16
	B	Q _C		MAX	21	21
t _{PHH}	B	Q _C		MAX	32	32
	B	Q _C		MAX	35	35
t _{PHL}	Set to 0	Any		MAX	40	40
	Set to 9	Q _A , Q _D		MAX	30	30
t _{PHH}	Set to 0	Q _B , Q _C		MAX	40	40
	Set to 9	Q _B , Q _C		MAX	40	40

UNIT f_{max}: MHz, other: ns

DIVIDE-BY-12 COUNTERS

Logic Diagram



FUNCTION TABLE

COUNT	OUTPUTS			
	Q _D	Q _C	Q _B	Q _A
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	H	L	L	L
7	H	L	L	H
8	H	L	H	L
9	H	L	H	H
10	H	H	L	L
11	H	H	L	H

RESET INPUTS		OUTPUTS			
R _n (1)	R _n (2)	Q _D	Q _C	Q _B	Q _A
H	H	L	L	L	L
H	H	L	L	L	H
L	X	L	X	L	L
X	L	L	X	L	L

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	UNIT
I _{CC}	MAX	39	15	mA
I _{OH}	MAX	-0.8	-0.4	mA
I _{OL}	MAX	16	8	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN		TTL	LS
			MAX	MIN		
f _{max}	A	Q _A		MIN	32	32
	B	Q _B			16	16
t _w	A				15	15
	B				30	30
RESET				MIN	15	30
t _{SU}	RESET INACTIVE			MIN	25	25
t _{PHL}	A	Q _A		MAX	16	16
	B	Q _B			18	18
t _{PHH}	A	Q _D		MAX	48	48
	B	Q _D		MAX	50	50
t _{PHL}	B	Q _B		MAX	16	16
	B	Q _C		MAX	21	21
t _{PHH}	B	Q _C		MAX	21	21
	B	Q _C		MAX	32	32
t _{PHL}	Set to 0	Any		MAX	35	35
	Set to 9	Q _D , Q _C		MAX	30	30
t _{PHH}	Set to 0	Q _B , Q _C		MAX	40	40
	Set to 9	Q _B , Q _C		MAX	40	40

UNIT f_{max}: MHz, other: ns

4-BIT BINARY COUNTERS

FUNCTION TABLE

COUNT	OUTPUTS			
	Q _D	Q _C	Q _B	Q _A
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H
10	H	L	H	L
11	H	L	H	H
12	H	H	L	L
13	H	H	L	H
14	H	H	H	L
15	H	H	H	H

RESET INPUTS R ₀₍₁₎ R ₀₍₂₎	OUTPUTS			
	Q _D	Q _C	Q _B	Q _A
H H	L	L	L	L
L X	L	L	L	L
X L	L	L	L	L

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	CD74 HC	CD74 HCT	UNIT
f _{CC}	MAX	39	15	0.16	0.16	mA
I _{BH}	MAX	-0.8	-0.4	-4	-4	mA
I _{OL}	MAX	16	8	4	4	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74	
				HC	HCT
f _{max}	A	Q _A	MIN	32	20
	B	Q _B	MIN	16	20
t _w	A		MIN	15	24
	B		MIN	30	24
t _{su}	RESET		MIN	15	30
	RESET INACTIVE		MIN	25	25
t _{PHL}	A	Q _A	MAX	16	38
t _{PHL}	B	Q _B	MAX	18	38
t _{PLH}	A	Q _D	MAX	70	70
t _{PLH}	B	Q _B	MAX	70	70
t _{PLH}	B	Q _C	MAX	21	41
t _{PLH}	B	Q _D	MAX	32	56
t _{PLH}	B	Q _D	MAX	35	56
t _{PLH}	B	Q _D	MAX	51	74
t _{PLH}	Set to 0	ANY	MAX	51	74
t _{PLH}	Set to 0	ANY	MAX	40	40

UNIT f_{max}: MHz, other: ns


SYNCHRONOUS 6-BIT BINARY RATE MULTIPLIER

- Perform Fixed-Rate or Variable-Rate Frequency Division
- Typical Maximum Clock Frequency: 32MHz


Logic Diagram



Logic Diagram



DUAL J-K FLIP-FLOPS WITH CLEAR



FUNCTION TABLE

CLEAR	INPUTS				NUMBER OF CLOCK PULSES	UNITY/CASCADE	OUTPUTS			
	ENABLE	STROBE	F	E D C B A			LOGIC LEVEL OR NUMBER OF PULSES	Y	Z	
H	X	H	X	X	X	X	H	L	H	H
L	L	L	L	L	L	L	H	L	L	H
L	L	L	L	L	L	L	H	1	1	1
L	L	L	L	L	L	L	H	2	2	1
L	L	L	L	L	L	L	H	4	4	1
L	L	L	L	L	L	L	H	16	16	1
L	L	L	L	L	L	L	H	32	32	1
L	L	L	L	L	L	L	H	63	63	1
L	L	L	L	L	L	L	L	H	63	63
L	L	L	L	L	L	L	L	H	40	40
L	L	L	L	L	L	L	L	H	1	1

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	UNIT
V _{CC}	MAX	120	mA
I _{OH}	MAX	16	mA
I _{OL}	MAX	-0.4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL
t _{max}	A	0A	MIN	25
t _w	CLK		MIN	20
	CLR		MIN	15
t _{SU}	Positive		MIN	25
	Negative		MIN	0
t _h	Positive		MIN	0
	Negative		MIN	20
t _{PH}	ENABLE	ENABLE	MAX	20
t _{PH}	STRB	Z	MAX	18
t _{PH}	CLK	Y	MAX	23
t _{PH}	CLK	Z	MAX	39
t _{PH}	RATE	Z	MAX	18
t _{PH}	UNITY /CAS	Y	MAX	14
t _{PH}	STRB	Y	MAX	10
t _{PH}	CLK	ENABLE	MAX	30
t _{PH}	CLR	Y	MAX	33
t _{PH}	RATE	Z	MAX	36
t _{PH}	RATE	Y	MAX	23
t _{PH}	RATE	Y	MAX	23

UNIT: t_{max} - MHz; other - ns

DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

FUNCTION TABLES
*107

INPUTS		OUTPUTS			
CLEAR	CLOCK	J	K	Q	\bar{Q}
L	X	X	X	L	H
H	X	L	L	Q ₀	Q ₀
H	X	L	H	H	L
H	X	H	L	L	H
H	X	H	H	H	H

*LS107A, HC107

INPUTS		OUTPUTS			
CLEAR	CLOCK	J	K	Q	\bar{Q}
L	X	X	X	L	H
H	X	L	L	Q ₀	Q ₀
H	X	L	H	H	L
H	X	H	L	L	H
H	X	H	H	H	H

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	UNIT
V _{CC}	MAX	20	6	0.04	0.08	V
I _{OH}	MAX	-0.4	-0.4	-4	-4	mA
I _{OL}	MAX	16	8	4	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	SN74 HC	CD74 HC
t _{max}			MIN	15	30	25	19
t _w	CLK H		MIN	20	20	20	-
	CLK L		MIN	47	-	20	-
	$\bar{C}P$		MIN	-	-	24	27
t _{su}	J, K		MIN	25	25	25	36
	CLR INACTIVE		MIN	0	20	25	30
t _H			MIN	0	0	25	-
			MAX	0	0	3	5
t _{PH}	$\bar{C}P$ (or \bar{R})	\bar{Q}	MAX	25	20	39	47
t _{PLH}		Q	MAX	40	20	39	47
t _{PLH}	CLK	Q	MAX	25	20	32	-
t _{PLH}	$\bar{C}P$	Q	MAX	40	20	32	-
t _{PLH}		Q	MAX	-	-	51	65
t _{PLH}	$\bar{C}P$	\bar{Q}	MAX	-	-	51	65
t _{PLH}		\bar{Q}	MAX	-	-	51	60



UNIT: t_{max}, MHz; other: ns

Logic Diagram



DUAL VOLTAGE-CONTROLLED OSCILLATORS WITH ENABLE INPUTS

- Frequency Spectrum: 1Hz to 60MHz
- Typical I_{max}: 85mW
- Typical Power Dissipation: 525mW



QUADRUPLE BUS BUFFER GATES WITH THREE-STATE OUTPUTS

- Y = A

Logic Diagram

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	S	UNIT
I _{CC}	MAX	150	mA
I _{OH}	MAX	-1	mA
I _{OL}	MAX	20	mA

SWITCHING CHARACTERISTICS

PARAMETER	MAX or MIN	S
t ₀	MIN	60

UNIT: NS

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN74 BCT	SN64 BCT	ABT	UNIT
I _{CC}	MAX	54	20	40	0.08	0.16	49	30	30	49	30	mA
I _{OH}	MAX	-5.2	-2.6	-15	-6	-6	-6	-6	-15	-15	-32	mA
I _{OL}	MAX	16	24	64	6	6	6	6	64	64	64	mA

PARAMETER	MAX or MIN	LVTH 3V	AHCT	LV 3V	ALVC	UNIT
I _{CC}	MAX	7	0.04	0.02	0.01	0.01
I _{OH}	MAX	-32	-8	-8	-16	-24
I _{OL}	MAX	64	8	8	16	24

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	SN64 BCT	ABT
t _{PLH}	A	Y	MAX	13	15	6.5	30	30	33	38	5.7	6
t _{PHL}	A	Y	MAX	16	18	8	30	30	33	38	7.7	8
t _{PZH}	G	Y	MAX	17	20	8.5	30	38	35	38	10.3	11.1
t _{PZL}	G	Y	MAX	25	25	9	30	38	35	38	11.7	12.8
t _{PHZ}	G	Y	MAX	8	20	6	30	38	33	42	8.9	9.4
t _{PLZ}	G	Y	MAX	12	20	6	30	38	33	42	8.6	9.9


PARAMETER	INPUT	OUTPUT	MAX or MIN	LVTH 3V	AHCT	LV 3V	ALVC	UNIT		
t _{PLH}	A	Y	MAX	3.3	8.5	8.5	13	8.5	4.8	2.8
t _{PHL}	A	Y	MAX	3.9	8.5	8.5	13	8.5	4.8	2.8
t _{PZH}	G	Y	MAX	4	8	8	13	8	5.4	3.5
t _{PZL}	G	Y	MAX	4	8	8	13	8	5.4	3.5
t _{PHZ}	G	Y	MAX	4.5	10	10	15	10	4.6	4
t _{PLZ}	G	Y	MAX	4.5	10	10	15	10	4.6	4

UNIT: NS

QUADRUPLER BUS BUFFER GATES WITH THREE-STATE OUTPUTS

● Y = A

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	F	SN74 HC	CD74 HCT	SN74 BCT	SN64 BCT	ABT	LVTH 3V	UNIT
I _{CC}	MAX	62	22	48	0.08	0.16	51	51	30	7	mA
I _{BH}	MAX	-5.2	-2.6	-15	-6	-6	-15	-15	-32	-32	mA
I _{OL}	MAX	16	24	64	64	6	64	64	64	64	mA

PARAMETER	MAX or MIN	AHC	AHCT	LV 3V	LV 5V	ALVC	UNIT
I _{CC}	MAX	0.04	0.02	0.02	0.01	0.01	mA
I _{BH}	MAX	-8	-8	-8	-16	-24	mA
I _{OL}	MAX	8	8	8	16	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	F	SN74 HC	CD74 HCT	SN74 BCT	SN64 BCT	ABT	LVTH 3V
t _{PLH}	A	Y	MAX	13	15	7	30	30	36	6.3	6.3	3.8
t _{PHL}	A	Y	MAX	18	18	8.5	30	30	36	7.4	7.4	5.7
t _{PZH}	G	Y	MAX	18	25	8.5	30	38	38	7.9	7.9	6.5
t _{PZL}	G	Y	MAX	25	35	8.5	30	38	38	10.5	10.5	6.5
t _{PHZ}			MAX	16	25	7.5	30	38	42	10	10	6.8
t _{PZL}			MAX	18	25	8	30	38	42	12.3	12.3	6.7

PARAMETER	INPUT	OUTPUT	MAX or MIN	AHC	AHCT	LV 3V	LV 5V	ALVC
t _{PLH}	A	Y	MAX	8.5	8.5	13	4.7	3.1
t _{PHL}	A	Y	MAX	8.5	8.5	13	4.7	3.1
t _{PZH}	G	Y	MAX	8	8	13	5.7	3.3
t _{PZL}	G	Y	MAX	8	8	13	5.7	3.3
t _{PHZ}			MAX	10	10	15	6	3.7
t _{PZL}			MAX	10	10	15	6	3.7

UNIT: ns

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. See www.ti.com/sc/logic for the most current data sheets.

50-Ω LINE DRIVERS

● Y = A + B

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	UNIT
I _{CC}	MAX	57	mA
I _{BH}	MAX	-42.4	mA
I _{OL}	MAX	48	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL
t _{PLH}	A, B	Y	MAX	9
t _{PHL}	A, B	Y	MAX	12

UNIT: ns

QUADRUPLER 2-INPUT POSITIVE-NAND SCHMITT TRIGGERS

● Y = A·B

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	SN74 HC	CD74 HCT	AHC	AHCT	LV 3V	LV 5V	UNIT
I _{CC}	MAX	40	14	68	0.02	0.04	0.02	0.02	0.02	0.02	mA
I _{BH}	MAX	-0.8	-0.4	-1	-4	-4	-8	-8	-6	-12	mA
I _{OL}	MAX	16	8	20	4	4	8	8	6	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	SN74 HC	CD74 HCT	AHC	AHCT	LV 3V	LV 5V
t _{PLH}	A, B	Y	MAX	22	22	22	10.5	31	38	50	11	17.5
t _{PHL}	A, B	Y	MAX	22	22	22	13	31	38	50	11	17.5


UNIT: ns

● : OBSOLETE or NOT RECOMMENDED NEW DESIGNS

13-INPUT POSITIVE-NAND GATES

- $Y = \overline{A \cdot B \cdot C \cdot D \cdot E \cdot F \cdot G \cdot H \cdot I \cdot J \cdot K \cdot L \cdot M}$

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	S	ALS	SN74 HC	UNIT
I _{CC}	MAX	10	0.34	0.02	mA
I _{OH}	MAX	-1	-0.4	-4	mA
I _{OL}	MAX	20	8	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	S	ALS	SN74 HC
t _{PH}	A to M	Y	MAX	6	11	38
t _{PL}	A to M	Y	MAX	7	25	38

UNIT: ns


QUAD EXCLUSIVE-OR GATES WITH OPEN-COLLECTOR OUTPUTS

- $Y = A \oplus B = \overline{A}B + A\overline{B}$

FUNCTION TABLE

INPUTS	OUTPUT
A B	Y
L L	L
L H	H
H L	H
H H	L

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	ALS	AS	UNIT
I _{CC}	MAX	50	10	5.9	31	mA
V _{OH}	MAX	5.5	5.5	5.5	5.5	V
I _{OL}	MAX	16	8	8	20	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS	AS
t _{PH}	A or B	Y (Other Output = L)	MAX	18	30	50	12.5
t _{PL}	A or B	Y (Other Output = L)	MAX	50	30	15	7.1
t _{PH}	A or B	Y (Other Output = L)	MAX	22	30	50	11.4
t _{PL}	A or B	Y (Other Output = L)	MAX	55	30	15	10.7


UNIT: ns

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. See www.ti.com/sc/logic for the most current data sheets.

3-TO-8 LINE DECODERS/DEMULTIPLERS WITH ADDRESS LATCHES

- Incorporates Two Output Enables To Simplify Cascading

Logic Diagram



DUAL 2-TO-4-LINE DECODERS/DEMULTIPLEXERS

- Incorporate Two Enable Inputs to Simplify Cascading and /or Data Reception
- 74ACT11xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)

FUNCTION TABLE

INPUTS		OUTPUTS												
ENABLE	SELECT	G1	G2	C	B	A	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	X	X	X	H	H	H	H	H	H	H	H	H	H	H
L	X	X	X	H	H	H	H	H	H	H	H	H	H	H
L	L	X	X	H	H	H	H	H	H	H	H	H	H	H
L	L	L	X	H	H	H	H	H	H	H	H	H	H	H
L	L	L	L	H	H	H	H	H	H	H	H	H	H	H
L	L	L	L	L	H	H	H	H	H	H	H	H	H	H
L	L	L	L	L	L	H	H	H	H	H	H	H	H	H
L	L	L	L	L	L	L	H	H	H	H	H	H	H	H
L	L	L	L	L	L	L	L	H	H	H	H	H	H	H
L	L	L	L	L	L	L	L	L	H	H	H	H	H	H
L	L	L	L	L	L	L	L	L	L	H	H	H	H	H
L	L	L	L	L	L	L	L	L	L	L	H	H	H	H
L	L	L	L	L	L	L	L	L	L	L	L	H	H	H
L	L	L	L	L	L	L	L	L	L	L	L	L	H	H
L	L	L	L	L	L	L	L	L	L	L	L	L	L	H
L	L	L	L	L	L	L	L	L	L	L	L	L	L	L

G2* = G2A-G2B

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC	UNIT
ICC	MAX	10	74	10	20	0.08	0.16	0.08	0.16	0.04	0.04	mA
I _{OH}	MAX	-0.4	-1	-0.4	-2	-1	-4	-4	-4	-4	-24	mA
I _{OL}	MAX	8	20	8	20	20	4	4	4	4	24	mA

PARAMETER	MAX or MIN	CD74 AC	ACT	11	LV	LVC	3V	5V	3V	UNIT
ICC	MAX	0.16	0.04	0.02	0.02	0.02	0.01	0.01		mA
I _{OH}	MAX	-24	-24	-8	-8	-12	-24	-24		mA
I _{OL}	MAX	24	24	8	8	12	24	24		mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC
t _{PHL}	A, B, C	Y (CD74Y)	MAX	27	12	22	10	8.5	45	45	53	8.1
t _{PLH}	A, B, C	Y (CD74Y)	MAX	38	12	18	9.5	9	45	45	53	8.8
t _{PHL}	\bar{G}	Y (CD74Y)	MAX	26	11	17	7.5	8	39	53	42	5.3
t _{PLH}	\bar{G}	Y (CD74Y)	MAX	38	11	17	8.5	7.5	39	53	42	5.3
t _{PHL}	G1	Y (CD74Y)	MAX	26	11	17	10	9	39	53	42	7.5
t _{PLH}	G1	Y (CD74Y)	MAX	38	11	17	10	8.5	39	53	42	7.7

PARAMETER	INPUT	OUTPUT	CD74 AC	ACT	11	LV	LVC	3V	5V	3V	UNIT
t _{PHL}	A, B, C	Y (CD74Y)	MAX	11	9.8	12	11.5	13	18	11.5	6.7
t _{PLH}	A, B, C	Y (CD74Y)	MAX	11	9.7	12	11.5	13	18	11.5	6.7
t _{PHL}	\bar{G}	Y (CD74Y)	MAX	10	8.9	10.5	11.5	12	18	11.5	6.5
t _{PLH}	\bar{G}	Y (CD74Y)	MAX	10	8.9	10.5	11.5	12	18	11.5	6.5
t _{PHL}	G1	Y (CD74Y)	MAX	11	9.3	11	11.5	11.5	18.5	11.5	5.8
t _{PLH}	G1	Y (CD74Y)	MAX	11	9.8	11	11.5	11.5	18.5	11.5	5.8


UNIT: ns

Logic Diagram



BCD-TO-DECIMAL DECODERS/DRIVERS FOR LAMPS, RELAYS, MOS

- Sink-Current Capability: 80mA
- Low Power Dissipation (SN74LS): 35mW (typ)




FUNCTION TABLE

No.	INPUTS				OUTPUTS									
	D	C	B	A	0	1	2	3	4	5	6	7	8	9
0	L	L	L	L	H	H	H	H	H	H	H	H	H	H
1	L	L	L	H	L	H	H	H	H	H	H	H	H	H
2	L	L	H	L	H	L	H	H	H	H	H	H	H	H
3	L	L	H	H	L	L	H	H	H	H	H	H	H	H
4	L	H	L	L	H	H	L	H	H	L	H	H	H	H
5	L	H	L	H	H	H	L	L	H	H	L	H	H	H
6	L	H	H	L	H	H	H	L	L	H	L	H	H	H
7	L	H	H	H	L	H	H	L	L	L	H	H	H	H
8	H	L	L	L	L	H	H	H	H	H	H	L	L	L
9	H	L	L	H	L	H	H	H	H	H	H	L	L	L
INVALID	H	L	H	L	L	H	H	H	H	H	H	H	H	H
	H	L	H	H	L	H	H	H	H	H	H	H	H	H
	H	H	L	L	L	H	H	H	H	H	H	H	H	H
	H	H	L	H	L	H	H	H	H	H	H	H	H	H
	H	H	H	L	L	H	H	H	H	H	H	H	H	H
	H	H	H	H	L	L	H	H	H	H	H	H	H	H
	H	H	H	H	H	L	L	H	H	H	H	H	H	H
	H	H	H	H	H	H	L	L	H	H	H	H	H	H
	H	H	H	H	H	H	H	L	L	H	H	H	H	H
	H	H	H	H	H	H	H	H	L	L	H	H	H	H
	H	H	H	H	H	H	H	H	H	L	L	H	H	H
	H	H	H	H	H	H	H	H	H	H	L	L	H	H
	H	H	H	H	H	H	H	H	H	H	H	L	L	H
	H	H	H	H	H	H	H	H	H	H	H	H	L	L
	H	H	H	H	H	H	H	H	H	H	H	H	H	L
	H	H	H	H	H	H	H	H	H	H	H	H	H	L

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. See www.ti.com/sc/logic for the most current data sheets.

10-TO-4 LINE PRIORITY ENCODER



■ : OBSOLETE or NOT RECOMMENDED NEW DESIGNS

8-TO-1 LINE DATA SELECTORS/MULTIPLEXERS

FUNCTION TABLE

INPUTS		STROBE		OUTPUT	
D	C	B	A	G	W
X	X	X	X	H	H
L	L	L	L	L	E0
L	L	L	L	L	E1
L	L	L	L	L	E2
L	L	L	L	L	E3
L	L	L	L	L	E4
L	L	L	L	L	E5
L	L	L	L	L	E6
L	L	L	L	L	E7
L	L	L	L	L	E8
L	L	L	L	L	E9
L	L	L	L	L	E10
L	L	L	L	L	E11
L	L	L	L	L	E12
L	L	L	L	L	E13
L	L	L	L	L	E14
L	L	L	L	L	E15

NOTES:
 H = High Level, L = Low Level, X = Irrelevant
 E0, E1, ..., E15 = the complement of the level of the respective E input
 D0, D1, ..., D7 = the level of the D respective input


RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	UNIT
ICC	MAX	48	mA
IDH	MAX	-0.8	mA
IDL	MAX	16	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL
t _{PLH}	A, B, C or D	W	MAX	35
t _{PHL}	A, B, C or D	W	MAX	33
t _{PER}	Strobe G	W	MAX	24
t _{PHL}	E0 thru E15 or E0 thru D7	W	MAX	30
t _{PLH}	E0 thru E15 or E0 thru D7	W	MAX	14
t _{PHL}	E0 thru E15 or E0 thru D7	W	MAX	20

UNIT:ns



DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

FUNCTION TABLE

INPUTS		OUTPUTS	
SELECT	\bar{G}	Y	W
X	X	L	H
L	L	L	$\bar{D}0$
L	L	L	$\bar{D}1$
L	L	L	$\bar{D}2$
L	L	L	$\bar{D}3$
L	L	L	$\bar{D}4$
L	L	L	$\bar{D}5$
L	L	L	$\bar{D}6$
L	L	L	$\bar{D}7$

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 AC	CD74 ACT	UNIT
I_{CC}	MAX	48	10	70	12	30	21	0.08	0.16	0.16	0.16	mA
I_{OH}	MAX	-0.8	-0.4	-1	-2.6	-1.5	-1	-6	-4	-4	-24	mA
I_{OL}	MAX	16	8	20	24	48	24	6	4	4	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT
t_{RHL}	A, B or C	Y	MAX	38	43	18	18	14.5	12	63	56	62
t_{RHL}	A, B or C	W (CD74, \bar{Y})	MAX	38	30	18	24	15	9	63	56	62
t_{RHL}	A, B or C	W (CD74, \bar{Y})	MAX	30	32	15	24	12	9.5	63	62	65
t_{RHL}	D0 to D7	Y	MAX	20	32	16.5	10	10.5	7.5	49	51	57
t_{RHL}	D0 to D7	W (CD74, \bar{Y})	MAX	14	21	13	15	6.5	7	49	51	57
t_{RHL}	\bar{G}	Y	MAX	33	42	12	18	14	10.5	32	42	44
t_{RHL}	\bar{G}	W (CD74, \bar{Y})	MAX	21	24	7	19	6	7	32	44	54
t_{RHL}				23	30	7	23	10	6	32	44	54

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 AC	CD74 ACT
t_{RHL}	A, B or C	Y	MAX	18.2	20.2
t_{RHL}	A, B or C	W (CD74, \bar{Y})	MAX	18.2	20.2
t_{RHL}	D0 to D7	Y	MAX	13.5	15.5
t_{RHL}	D0 to D7	W (CD74, \bar{Y})	MAX	13.5	15.5
t_{RHL}	\bar{G}	Y	MAX	14.9	16.9
t_{RHL}	\bar{G}	W (CD74, \bar{Y})	MAX	14.9	16.9
t_{RHL}			MAX	12.2	12.1
t_{RHL}			MAX	13.5	13.5

UNIT: ns



DECODERS/DEMULTIPLEXERS

- Individual Strobes Simplify Cascading or Demultiplexing Lager Words
- Outputs: Open-Collector

FUNCTION TABLES

2-LINE TO 4-LINE DECODER OR
1-LINE TO 4-LINE DEMULTIPLEXER

INPUTS		OUTPUTS				
SELECT	STROBE	DATA	1Y0	1Y1	1Y2	1Y3
B	A	1G	1Y0	1Y1	1Y2	1Y3
X	X	H	X	H	H	H
X	X	L	X	L	L	L
L	L	H	L	H	H	H
L	L	L	L	L	L	L
H	H	H	H	H	H	H
H	H	L	L	L	L	L
X	X	X	X	X	X	X

2-LINE TO 4-LINE DECODER OR
1-LINE TO 4-LINE DEMULTIPLEXER

INPUTS		OUTPUTS				
SELECT	STROBE	DATA	2Y0	2Y1	2Y2	2Y3
B	A	2G	2Y0	2Y1	2Y2	2Y3
X	X	H	X	H	H	H
X	X	L	L	L	L	L
L	L	H	H	H	H	H
L	L	L	L	L	L	L
H	H	H	H	H	H	H
H	H	L	L	L	L	L
X	X	X	X	X	X	X

8-LINE TO 8-LINE DECODER OR
1-LINE TO 8-LINE DEMULTIPLEXER

INPUTS		OUTPUTS								
SELECT	STROBE	DATA	(0)	(1)	(2)	(3)	(4)	(5)	(6)	(7)
C†	B	A	2Y0	2Y1	2Y2	2Y3	1Y0	1Y1	1Y2	1Y3
X	X	X	H	H	H	H	H	H	H	H
X	X	L	L	L	L	L	L	L	L	L
L	L	H	H	H	H	H	H	H	H	H
L	L	L	L	L	L	L	L	L	L	L
H	H	H	H	H	H	H	H	H	H	H
H	H	L	L	L	L	L	L	L	L	L
X	X	X	X	X	X	X	X	X	X	X

† C = inputs 1G and 2G connected together
‡ G = inputs 1G and 2G connected together

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	TTL	LS	ALS	UNIT
VCC	MAX	-40	-10	13	mA
IBH	MAX	-0.8	-0.4	-0.4	mA
IOL	MAX	16	8	8	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS
EPH	A or B			32	26	14
EPH	A or B	Y	MAX	32	30	12
EPH	1C			24	27	12
EPH	1C	Y	MAX	30	27	14

UNIT: ns

Logic Diagram



QUAD 2-TO-1 LINE DATA SELECTORS/MULTIPLEXERS

FUNCTION TABLES

2-LINE TO 4-LINE DECODER OR
1-LINE TO 4-LINE DEMULTIPLEXER

SELECT		STROBE		DATA				OUTPUTS			
B	A	1G	1C	1Y0	1Y1	1Y2	1Y3				
X	X	H	X	H	H	H	H	H	H	H	H
L	L	L	L	L	L	L	L	L	L	L	L
H	L	L	L	H	H	H	H	L	L	L	L
L	H	L	L	L	L	L	L	L	L	L	L
X	X	X	X	L	L	L	L	H	H	H	H

2-LINE TO 4-LINE DECODER OR
1-LINE TO 4-LINE DEMULTIPLEXER

SELECT		STROBE		DATA				OUTPUTS			
B	A	2G	2C	2Y0	2Y1	2Y2	2Y3				
X	X	H	X	H	H	H	H	H	H	H	H
L	L	L	L	L	L	L	L	L	L	L	L
H	L	L	L	H	H	H	H	L	L	L	L
L	H	L	L	L	L	L	L	L	L	L	L
X	X	X	X	L	L	L	L	H	H	H	H

3-LINE TO 8-LINE DECODER OR
1-LINE TO 8-LINE DEMULTIPLEXER

SELECT			STROBE or DATA			OUTPUTS													
C†	B	A	G‡	2Y0	2Y1	2Y2	2Y3	1Y0	1Y1	1Y2	1Y3	(0)	(1)	(2)	(3)	(4)	(5)	(6)	(7)
X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
H	L	L	L	H	H	H	H	L	L	L	L	L	L	L	L	L	L	L	L
L	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
X	X	X	X	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L

† C = inputs 1C and 2C connected together
‡ G = inputs 1G and 2G connected together

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	TTL	LS	ALS	UNIT
I _{CC}	MAX	40	10	9	mA
I _{OL}	MAX	16	8	8	mA
V _{OH}	MAX	5.5	5.5	5.5	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS
t _{PHL}	2C 1G or 2G	Y	MAX	23	40	38
t _{PLH}				30	51	22
t _{PHL}	A or B	Y	MAX	34	46	55
t _{PLH}				34	51	25
t _{PHL}	1C	Y	MAX	27	48	50
t _{PLH}				33	48	23

UNIT: ns

Logic Diagram



QUAD 2-TO-1 LINE DATA SELECTORS/MULTIPLEXERS

- Buffered Inputs and Outputs

FUNCTION TABLE

STROBE	INPUTS			OUTPUT
	SELECT	A	B	
H	X	X	X	L
L	L	X	X	L
L	L	H	X	H
L	L	X	L	L
L	H	X	H	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN		TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	UNIT
	MAX	MIN											
I _{CC}	MAX	-16	48	16	78	11	28	23	0.08	0.16	0.08	0.16	mA
I _{OH}	MAX	-0.3	-0.4	-1	-0.4	-2	-1	-4	-6	-4	-6	-4	mA
I _{OL}	MAX	16	8	20	8	20	20	20	6	4	6	4	mA

PARAMETER	MAX or MIN		CD74 AC	CD74 ACT	AHC	AHCT	LV	LVC	LV	LV	UNIT
	MAX	MIN									
I _{CC}	MAX	0.16	0.16	0.04	0.02	-	0.02	0.01	0.02	0.01	mA
I _{OH}	MAX	-24	-24	-8	-8	-6	-12	-24	-12	-24	mA
I _{OL}	MAX	24	24	8	8	6	12	24	12	24	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	TTL	MAX or MIN	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT
t _{PH}	DATA	Y	14	MAX	14	7.5	14	6	6.5	32	38	35	38
t _{PLH}	STROBE	Y	14	MAX	14	6.5	12	5.5	7	32	38	35	38
t _{PHL}	STROBE	Y	20	MAX	20	12.5	20	10.5	11	29	41	33	41
t _{PLH}	SELECT	Y	21	MAX	21	12	13	7.5	7	29	41	33	41
t _{PHL}	SELECT	Y	23	MAX	23	15	24	11	11	31	44	40	44
t _{PLH}	SELECT	Y	27	MAX	27	15	17	10	8	31	44	40	44

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 AC	CD74 ACT	AHC	AHCT	LV	LVC	LV	LV
t _{PH}	DATA	Y	MAX	8.5	9.5	9.5	9.8	15	8.5	5.2	5.2
t _{PLH}	STROBE	Y	MAX	13.5	13.5	12	12	19.5	12	6.5	6.5
t _{PHL}	STROBE	Y	MAX	13.5	13.5	12	12	19.5	12	6.5	6.5
t _{PLH}	SELECT	Y	MAX	14.5	14.5	11.5	12	19	11.5	6.8	6.8
t _{PHL}	SELECT	Y	MAX	14.5	14.5	11.5	12	19	11.5	6.8	6.8

UNIT: ns

Logic Diagram



4-T0-16 LINE DECODER/DEMULTIPLEXER

FUNCTION TABLE

STROBE	INPUTS		OUTPUT	
	SELECT	A B	A	B
H	X	X X	X	H
L	L	X X	L	H
L	L	H X	L	L
L	L	X L	L	L
L	H	X X	X	H
L	H	X L	X	L

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN		S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	UNIT
	MAX	MIN								
I _{CC}	MAX	11	81	10	22.5	15	0.08	0.16	0.16	mA
I _{BH}	MAX	-0.4	-1	-0.4	-2	-1	-6	-4	-4	mA
I _{OL}	MAX	8	20	8	20	20	6	4	4	mA


PARAMETER	CD74 AC		CD74 ACT	AHC	AHCT	UNIT
	MAX	MIN				
I _{CC}	MAX	0.16	0.16	0.04	0.02	mA
I _{BH}	MAX	-24	-24	-8	-8	mA
I _{OL}	MAX	24	24	8	8	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS		S		ALS		AS		F		SN74 HC		CD74 HC		CD74 HCT	
				MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN
t _{PH}					12	6	15	5	7	32	42	42							
t _{PLH}	DATA	Y	MAX		15	6	8	4.5	7	29	48	48							
t _{PHL}	STROBE	Y	MAX		17	11.5	18	6.5	7	29	48	48							
t _{PLH}					24	12	18	10	6.5	29	48	48							
t _{PHL}	SELECT	Y	MAX		20	12	18	9.5	31	45	45								
t _{PLH}					24	12	18	10.5	7	31	45	45							

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 AC		AHC		AHCT	
				MAX	MIN	MAX	MIN	MAX	MIN
t _{PH}				8	9.2	9.5	9.8		
t _{PLH}	DATA	Y	MAX	8	9.2	9.5	9.8		
t _{PHL}	STROBE	Y	MAX	11.9	12.4	12	12		
t _{PLH}				11.9	12.4	12	12		
t _{PHL}	SELECT	Y	MAX	12.9	13.5	11.5	12		
t _{PLH}				12.9	13.5	11.5	12		

UNIT: ns



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT	LV 3V	LV 5V	UNIT
I _{CC}	MAX	101	32	21	53	55	0.08	0.16	0.16	0.08	0.08	-	0.02	mA
I _{OH}	MAX	-0.8	-0.4	-2	-1	4	4	-4	-4	-24	-24	-6	-12	mA
I _{OL}	MAX	16	8	8	20	20	-4	4	4	24	24	-6	12	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	CD74 HCT
t _{max}			MIN	25	25	40	75	90	25	20	20	20
t _w	CLOCK		MIN	25	25	-	-	7	20	20	24	24
	CLEAR			20	20	15	8	5	20	30	30	30
t _{su}	INPUT A, B, C, D		MIN	20	20	15	8	5	38	18	15	
	ENABLE, P, T			20	20	15	8	11.5	34	18	18	
	LOAD			25	20	15	8	11.5	34	18	18	
	CLEAR INACTIVE			20	25	10	8	-	31	20	-	
t _h			MIN	0	3	0	0	2	0	3	5	
t _{PHL}	CLOCK	RIPPLE CARRY	MAX	35	35	20	16.5	15	54	56	63	
				35	35	20	12.5	15	54	56	63	
t _{PHL}	CLOCK	ANY Q	MAX	25	24	15	7	9.5	51	51	59	
t _{PHL}	ENABLE T	RIPPLE CARRY	MAX	16	14	13	9	8.5	49	36	48	
				16	14	13	8.5	8.5	49	36	48	
t _{PHL}	CLEAR	ANY Q	MAX	38	28	24	13	13	53	63	75	
				38	28	24	13	13	53	63	75	
t _{PHL}	CLEAR	RIPPLE CARRY	MAX	-	-	23	12.5	11.5	55	63	75	

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 AC	CD74 ACT	LV 3V	LV 5V
t _{max}			MIN	103	91	50	65
t _w	CLOCK		MIN	4.8	5.4	5	5
	CLEAR			4.4	5.3	5	5
t _{su}	INPUT A, B, C, D		MIN	4.4	4.4	6.5	4.5
	ENABLE, P, T			-	-	9	6
	LOAD			5.3	5.3	9.5	6
	CLEAR INACTIVE			-	-	2.5	1.5
t _h			MIN	0	0	1	1
t _{PHL}	CLOCK	RIPPLE CARRY	MAX	15.2	15.2	23.5	14
				15.2	15.2	23.5	14
t _{PHL}	CLOCK	ANY Q	MAX	15	15	18.5	11.5
				15	15	18.5	11.5
t _{PHL}	ENABLE T	RIPPLE CARRY	MAX	9.4	9.8	18	11.5
				9.4	9.8	18	11.5
t _{PHL}	CLEAR	ANY Q	MAX	15	15	19.5	12.5
				15	15	19.5	12.5

UNIT f_{max}: MHz; other: ns

SYNCHRONOUS 4-BIT BINARY COUNTERS

- Synchronous Clear Function
- Carry Output for n-Bit Cascading



† For simplicity, routing of complementary signals \overline{LD} and \overline{CK} is not shown on this overall logic diagram. The uses of these signals are shown on the logic diagram of the D/T flip-flops.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN		TTL	LS	S	ALS	AS	F	SN74 HCT	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT	LV 3V	LV 5V	UNIT
	MAX	MIN														
f _{CC}	MAX	101	32	160	21	53	55	0.08	0.16	0.16	0.08	0.08	-	0.02	0.02	mA
I _{OH}	MAX	-0.8	-0.4	-1	-0.4	-2	-1	4	-4	-4	-4	-24	-24	-6	-12	mA
I _{OL}	MAX	16	8	20	8	20	20	4	4	4	4	24	24	-6	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	AS	SN74 HCT	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT	LV 3V	LV 5V	UNIT
f _{max}	CLOCK		MIN	25	25	40	40	75	90	25	-	-	-	-	-	-
t _w	CLOCK		MIN	20	20	10	12.5	6.7	-	-	-	-	-	-	-	-
t _{su}	INPUT A, B, C, D		MIN	20	20	4	15	8	5	38	-	-	-	-	-	-
	ENABLE, P, T		MIN	20	20	12	15	8	11.5	43	-	-	-	-	-	-
	LOAD		MIN	25	20	14	15	8	11.5	34	-	-	-	-	-	-
	CLEAR		MIN	20	20	14	15	12	-	40	-	-	-	-	-	-
t _h			MIN	0	3	3	0	0	2	0	-	-	-	-	-	-
t _{PH}			MAX	35	35	25	20	16.5	15	54	-	-	-	-	-	-
t _{PLH}	CLOCK	RIPPLE CARRY	MAX	35	35	25	20	12.5	15	54	-	-	-	-	-	-
t _{PLH}	CLOCK	ANY Q	MAX	25	24	15	15	7	9.5	51	-	-	-	-	-	-
t _{PLH}	ENABLE T	RIPPLE CARRY	MAX	16	14	15	13	9	8.5	49	-	-	-	-	-	-

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HCT	CD74 HCT	CD74 AC	CD74 ACT	LV 3V	LV 5V
f _{max}	CLOCK		MIN	20	20	103	91	50	85
t _w	CLOCK		MIN	24	24	4.8	5.4	5	5
t _{su}	INPUT A, B, C, D		MIN	18	15	4.4	4.4	6.5	4.5
	ENABLE, P, T		MIN	15	20	4.4	5.3	9	6
	LOAD		MIN	18	18	5.3	6.6	9.5	6
	CLEAR		MIN	20	20	5.3	6.6	4	3.5
t _h			MIN	3	5	0	0	1	1
t _{PH}			MAX	56	63	15.2	15.2	23.5	14
t _{PLH}	CLOCK	RIPPLE CARRY	MAX	56	63	15.2	15.2	23.5	14
t _{PLH}	CLOCK	ANY Q	MAX	56	59	15	15	18.5	11.5
t _{PLH}	ENABLE T	RIPPLE CARRY	MAX	36	48	9.4	9.8	18	11.5


UNIT f_{max}: MHz; other: ns

164

8-BIT PARALLEL OUT SERIAL SHIFT REGISTERS

- AND-Gated (Enable/Disable) Serial Inputs
- Fully Buffered Clock and Serial Inputs


Logic Diagram



8-BIT SHIFT REGISTERS

- Complementary Outputs: Serial (QH, Q̄H)
- Direct Overriding Load (Data) Inputs
- Parallel-to-Serial Data Conversion

Logic Diagram



FUNCTION TABLE

CLEAR	INPUTS			OUTPUTS												
	CLOCK	A	B	QA	QB	...	QH	LS	ALS	SN74 HC	CD74 AC	CD74 HC	CD74 AC	LV 3V	LV 5V	UNIT
L	X	X	X	L	L	L	L	L	L	L	L	L	L			
H	L	X	X	QA0	QB0	...	QH0									
H	↑	H	H	QA _n	QB _n	...	QH _n									
H	↑	L	X	L	X	L	X	L	X	L	X	L	X			
H	↑	X	L	L	L	L	L	L	L	L	L	L	L			

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	ALS	SN74 HC	CD74 AC	CD74 HC	CD74 AC	CD74 HC	ALS HC	SN74 HC	CD74 AC	CD74 HC	LV 3V	LV 5V	UNIT
ICC	MAX	54	27	24	0.08	0.16	0.16	0.16	0.16	-	-	-	-	0.02	mA	
I _{OH}	MAX	-0.4	-0.4	-4	-4	-4	-4	-4	-4	-4	-4	-4	-4	-6	-12	mA
I _{OL}	MAX	8	8	8	4	4	4	4	4	4	4	4	4	6	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	TTL	LS	ALS	SN74 HC	CD74 AC	CD74 HC	ALS HC	SN74 HC	CD74 AC	CD74 HC	CD74 AC	CD74 HC	LV 3V	LV 5V	UNIT
t _{max}			25	25	50	25	20	18	75	20	18	75	20	18	75	30	
t _w	CLR "L"		20	20	16	25	18	27	4.5	27	4.5	27	4.5	27	4.5	4.5	
	CLK "H"		20	20	10	20	24	27	6.7	24	6.7	27	6.7	24	6.7	7.1	
	CLK "L"		20	20	10	20	24	27	6.7	24	6.7	27	6.7	24	6.7	7.1	
t _{su}	DATA		15	15	6	25	18	18	2.5	18	2.5	18	2.5	18	2.5	2.5	
	CLEAR INACTIVE		20	20	8	25	18	18	2.5	18	2.5	18	2.5	18	2.5	2.5	
t _h		Q	5	5	2	5	4	4	2.5	4	2.5	4	2.5	4	2.5	3	
t _{PHL}	CLEAR	Q	42	36	20	51	42	57	13.9	51	13.9	57	13.9	51	13.9	15.8	
t _{PLH}	CLOCK	Q	30	27	16	44	54	54	12.5	54	12.5	54	12.5	54	14.9		
t _{PHL}			37	32	17	44	51	54	12.5	51	12.5	54	12.5	51	14.9		


PARAMETER	INPUT	OUTPUT	LV 3V	LV 5V	UNIT
t _{max}			MIN	45	75
t _w	CLR "L"		MIN	5	5
	CLK "H"		MIN	5	5
	CLK "L"		MIN	5	5
t _{su}	DATA		MIN	6	4.5
	CLEAR INACTIVE		MIN	2.5	2.5
t _h		Q	MIN	0	1
t _{PHL}	CLEAR	Q	MAX	18.5	12.5
t _{PLH}	CLOCK	Q	MAX	18.5	12.5
t _{PHL}			MAX	18.5	12.5

UNIT: t_{max}: MHz; other: ns

8-BIT SHIFT REGISTERS

- Synchronous Load
- Direct Overriding Clear
- Parallel-to-Serial Conversion

Logic Diagram



FUNCTION TABLE

SHIFT/LOAD	INPUTS			INTERNAL OUTPUTS		OUTPUT	
	CLOCK	SERIAL	PARALLEL	Q _A	Q _B	Q _H	Q _H
L	X	X	a...h	a	b	h	h
H	L	X	X	Q _{A0}	Q _{B0}	Q _{H0}	Q _{H0}
H	L	L	X	Q _{A1}	Q _{B1}	Q _{H1}	Q _{H1}
H	L	L	L	Q _{A2}	Q _{B2}	Q _{H2}	Q _{H2}
H	L	L	L	Q _{A3}	Q _{B3}	Q _{H3}	Q _{H3}
H	L	L	L	Q _{A4}	Q _{B4}	Q _{H4}	Q _{H4}
H	L	L	L	Q _{A5}	Q _{B5}	Q _{H5}	Q _{H5}
H	L	L	L	Q _{A6}	Q _{B6}	Q _{H6}	Q _{H6}
H	L	L	L	Q _{A7}	Q _{B7}	Q _{H7}	Q _{H7}

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	ALS	SN74 HC	CD74 HC	LV 3V	LV 5V	UNIT
I _{CC}	MAX	63	30	24	0.08	0.16	-	0.02	mA
I _{BH}	MAX	-0.8	-0.4	-4	-4	-4	-6	-12	mA
I _{OL}	MAX	16	8	8	4	4	6	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS	SN74 HC	CD74 HC	CD74 HCT	LV 3V	LV 5V	
f _{max}	CLOCK	High	MIN	20	25	45	25	20	18	50	85	
		Low	MIN	25	15	11	20	24	27	7	4	
		High	MIN	15	25	-	-	-	-	-	-	-
		Low	MIN	15	17	12	20	24	30	9	6	
t _{SU}	CLK INH		MIN	30	30	11	25	24	30	5	3.5	
t _H	DATA		MIN	10	10	10	24	30	8.5	5	4	
	SER		MIN	20	20	10	24	30	6	4	4	
t _{PLH}	SH/LD "H"	0	MIN	45	45	10	20	-	-	6	4	
		1	MIN	0	0	4	5	11	11	0.5	1	
t _{PHL}	SH/LD "L"	0	MAX	24	25	13	38	50	60	21.5	13.5	
		1	MAX	31	25	14	38	50	60	21.5	13.5	
t _{PLH}	SH/LD	Q _n or Q _n	MAX	31	35	20	38	53	60	22	13.5	
		Q _n or Q _n	MAX	40	35	22	38	53	60	22	13.5	
t _{PHL}	SH/LD	Q _n	MAX	17	25	13	38	45	53	20	12.5	
		Q _n	MAX	36	30	16	38	45	53	20	12.5	
t _{PHL}	SH/LD	Q _n	MAX	27	30	15	38	45	53	20	12.5	
		Q _n	MAX	27	30	15	38	45	53	20	12.5	

UNIT: f_{max}: MHz; other: ns

4-BIT UP/DOWN SYNCHRONOUS ONOUS BINARY COUNTERS

- Fully Synchronous Operation for Counting and Programming
- Internal Carry Look-Ahead Circuitry for Fast Counting
- Carry Output for n-Bit Cascading

FUNCTION TABLE

CLEAR	INPUTS			INTERNAL OUTPUTS			OUTPUT		
	SHIFT/LOAD	CLOCK	INHIBIT	A...H	QA	QB	Qh	Qh	Qh
L	X	X	X	X	L	L	L	L	L
H	L	L	X	X	QAO	QBO	Qh	Qh	Qh
H	L	L	X	a...h	a	b	h	h	h
H	L	L	X	H	H	QAn	QAn	QAn	QAn
H	L	L	X	L	L	QAn	QAn	QAn	QAn
H	L	L	X	X	QAO	QBO	Qh	Qh	Qh

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	TTL	LS	ALS	F	SN74 HC	CD74 HC	LV 3V	LV 5V	UNIT
ICC	MAX	127	32	24	60	0.08	0.16	-	0.02	mA
IBH	MAX	-0.8	-0.4	-0.4	-1	-4	-4	-6	-12	mA
IOL	MAX	16	8	8	20	4	4	6	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS	F	SN74 HC	CD74 HC	LV 3V	LV 5V
tmax			MIN	25	25	45	110	25	20	16	85
tw	CLOCK		MIN	20	20	10	3.5	20	24	30	7
	CLEAR		MIN	20	25	9	4	25	30	53	7
tsu	Master Control		MIN	30	30	16	4	36	44	45	6
	DATA		MIN	20	20	7	3	20	24	24	6
th	CLEAR	QH	MIN	0	0	3	0	0	1	0	1
	CLOCK	QH	MAX	35	30	14	9.5	30	48	60	18.5
tPHL			MAX	30	25	13	14	38	48	60	21.5
tPLH			MAX	26	20	12	9	38	48	60	21.5

UNIT fmax: MHz, other: ns

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN		S	ALS	AS	F	UNIT
	LS	MAX					
I_{CC}	MAX	45	160	25	63	52	mA
I_{BH}	MAX	-0.4	-1	-0.4	-2	-1	mA
	MAX	-1.2	-1	-0.4	-2	-1	mA
I_{OL}	MAX	8	20	8	20	20	mA
	MAX	24	20	8	20	20	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	S	ALS	AS	F
t_{max}			MIN	20	40	40	75	90
t_{PHL}	CLK	\overline{RCO}	MAX	40	21	20	16.5	17
t_{PLH}	CLK	ANY Q	MAX	25	28	20	13	12.5
t_{PHL}			MAX	25	15	15	13	9.5
t_{PLH}			MAX	25	15	20	7	13
t_{PHL}	\overline{ENT}		MAX	25	12	13	9	7
t_{PLH}			MAX	20	25	16	9	9
t_{PHL}	$\overline{U/D}$		MAX	35	15	19	12	12.5
t_{PLH}			MAX	25	22	19	13	12

UNIT: t_{max} : MHz, other: ns

170

4-BY-4 REGISTER FILES

- Separate Read/Write Addressing Permits Simultaneous Reading and Writing
- Fast Access Times: Typically 20ns
- Expandable to 1024 Words of 4 Bits



4-BIT D-TYPE REGISTERS

- 3-State Outputs Interface Directly
- Fully Independent Clock Virtually

WRITE FUNCTION TABLE

WRITE INPUTS		OUTPUTS		
Wb	Wa	Q ₁	Q ₂	Q ₃
L	L	Q ₁ =D	Q ₂ =D	Q ₃ =D
L	H	Q ₁ =0	Q ₂ =0	Q ₃ =0
H	L	Q ₁ =D	Q ₂ =0	Q ₃ =0
H	H	Q ₁ =D	Q ₂ =D	Q ₃ =D
X	X	Q ₁ =Q ₁	Q ₂ =Q ₂	Q ₃ =Q ₃

READ FUNCTION TABLE

READ INPUTS		OUTPUTS		
Rb	Ra	O ₁	O ₂	O ₃
L	L	W _{B1}	W _{B2}	W _{B3}
L	H	W _{B1}	W _{B2}	W _{B4}
H	L	W _{B1}	W _{B2}	W _{B3}
H	H	W _{B1}	W _{B2}	W _{B3}
X	X	H	H	H


RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	UNIT
I _{CC}	MAX	150	40	mA
V _{OH}	MAX	5.5	5.5	V
I _{OL}	MAX	16	8	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS
f _{max}			MIN	25	25
t _{su}	D		MIN	10	10
t _h	D		MIN	15	15
t _{plh}	W		MIN	5	5
t _{plh}	READ ENABLE	Q	MAX	15	30
t _{plh}	READ SELECT	Q	MAX	30	30
t _{plh}	WRITE ENABLE	Q	MAX	40	40
t _{plh}	DATA	Q	MAX	40	45
t _{plh}			MAX	30	45
t _{plh}			MAX	45	35


UNIT f_{max}: MHz, other: ns



HEX D-TYPE FLIP-FLOPS

- Buffered Clock and Direct Clear Inputs
- Fully Buffered Outputs for Maximum Isolation from External Disturbances

Logic Diagram



FUNCTION TABLE

CLEAR	INPUTS			OUTPUT		
	CLOCK	D	Q	Q	Q	Q
L	X	X	X	L	L	L
H	X	X	H	H	H	H
H	X	L	X	L	L	L
L	X	L	L	L	L	L
L	L	X	X	L	L	L
L	L	X	L	L	L	L
L	L	L	X	L	L	L
L	L	L	L	L	L	L

FUNCTION TABLE

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	UNIT
I _{CC}	MAX	65	26	144	19	45	55	0.08	0.16	0.16	mA
I _{OH}	MAX	-0.8	-0.4	-1	-0.4	-2	-1	-4	-4	-4	mA
I _{OL}	MAX	16	8	20	8	20	20	4	4	4	mA

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	SN74 HC	CD74 HC	CD74 HCT	UNIT
I _{CC}	MAX	72	24	0.08	0.16	0.16	mA
I _{OH}	MAX	-5.2	-2.6	-6	-6	-6	mA
I _{OL}	MAX	16	24	6	6	6	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	TTL	LS	SN74 HC	CD74 HC	CD74 HCT
f _{max}			25	25	25	20	13
t _w			20	25	20	24	28
t _{SU}			17	35	25	18	18
t _H			10	17	25	18	27
t _{PHL}	CLEAR	0	2	0	0	0	0
t _{PHL}	CLOCK	Q	27	35	38	53	66
t _{PHL}	ENABLE	Q	43	25	38	60	60
t _{PLH}	CLEAR	1	31	30	38	60	60
t _{PLH}	CLOCK	Q	30	23	38	45	45
t _{PLH}	ENABLE	Q	30	27	38	45	45
t _{PZL}	DISABLE	Q	14	20	38	45	-
t _{PZL}	DISABLE	Q	20	17	38	45	-

UNIT f_{max} : MHz, other : ns

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT
f _{max}			MIN	25	30	75	50	100	80	25	20	17
t _w	CLR LOW		MIN	20	20	10	10	5	5	20	24	38
	CLK HIGH		MIN	20	20	7	10	4	4	20	24	30
	CLK LOW		MIN	20	20	7	10	6	6	20	24	30
t _{SU}	DATA INPUT		MIN	20	20	5	10	4	4	25	18	24
	CLR INACTIVE		MIN	25	25	5	6	6	5	25	-	-
t _H	CLR	ANY Q	MAX	35	35	22	23	14	15	40	45	66
t _{PHL}	CLK	ANY Q	MAX	30	30	12	15	8	9	40	50	60
t _{PLH}	CLK	ANY Q	MAX	35	30	17	17	10	11	40	50	60


PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 ACT	AHC	AHCT	LV 3V	LV 5V
f _{max}			MIN	80	80	65	50	80
t _w	CLR LOW		MIN	4	5	5	5	5
	CLK HIGH		MIN	6.2	5	5	5	5
	CLK LOW		MIN	6.2	5	5	5	5
t _{SU}	DATA INPUT		MIN	2	4.5	5	6	4.5
	CLR INACTIVE		MIN	-	2.5	3	2.5	2.5
t _H	CLR	ANY Q	MAX	2.5	0.5	0	0	0.5
t _{PHL}	CLK	ANY Q	MAX	15.5	-	-	17	11
t _{PLH}	CLK	ANY Q	MAX	15.5	11	13	17	11
t _{PZL}	CLK	ANY Q	MAX	14	10.5	10	16.5	10.5
t _{PZL}	CLK	ANY Q	MAX	14	10.5	10	16.5	10.5

UNIT f_{max} : MHz, other : ns

QUAD D-TYPE FLIP-FLOPS

- Complementary Outputs (Q, \bar{Q})
- Buffered Clock and Direct Clear Inputs
- Asynchronous Clear Function

Logic Diagram



FUNCTION TABLE

CLEAR	CLOCK	D		OUTPUTS	
		Q	\bar{Q}	Q	\bar{Q}
L	X	X	X	L	H
H	↑	H	H	L	H
H	↑	L	L	L	H
H	L	X	X	Q ₀	\bar{Q}_0

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN		TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 AC	CD74 ACT	LV 3V	LV 5V	UNIT
	I_{CC}	MAX	45	18	96	34	0.04	0.16	0.16	0.16	0.16	0.16	0.16	-	0.02
I_{Dh}	MAX	-0.8	-0.4	-1	-4	-4	-4	-4	-4	-4	-4	-4	-6	-12	mA
I_{OL}	MAX	16	8	20	8	20	8	20	8	20	8	20	6	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN		TTL	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT
			t_{max}			MIN	25	30	75	50	100	100	100
t_w	CLR LOW		MIN	20	20	10	10	5	5	20	24	30	
	CLK HIGH		MIN	20	20	7	10	4	4	20	24	30	
	CLK LOW		MIN	20	20	7	10	5	5	20	24	30	
t_{su}	DATA INPUT		MIN	20	20	5	10	3	3	25	24	30	
	CLR INACTIVE		MIN	25	25	5	6	5	25	-	-	-	
t_{th}			MIN	5	5	3	0	1	1	0	5	5	
t_{PHL}	CLR	ANY Q or \bar{Q}	MAX	25	30	15	18	9	9	38	53	53	
t_{PLH}	CLR	ANY Q or \bar{Q}	MAX	35	30	22	23	13	13	38	53	53	
t_{PHL}	CLK	ANY Q or \bar{Q}	MAX	30	25	12	15	7.5	7.5	38	53	50	
t_{PLH}	CLK	ANY Q or \bar{Q}	MAX	35	25	17	17	10	9.5	38	53	50	


PARAMETER	INPUT	OUTPUT	MAX or MIN		CD74 AC	CD74 ACT	LV 3V	LV 5V
			t_{max}			MIN	125	100
t_w	CLR LOW		MIN	4	4	4	5	5
	CLK HIGH		MIN	4	5	5	5	5
	CLK LOW		MIN	4	5	5	5	5
t_{SU}	DATA INPUT		MIN	5.5	2	2	5	4
	CLR INACTIVE		MIN	5.5	-	-	5	5
t_{th}			MIN	0.5	2	2	1	1
t_{PHL}	CLR	ANY Q or \bar{Q}	MAX	6.8	12.2	13	15.5	9.5
t_{PLH}	CLR	ANY Q or \bar{Q}	MAX	9.3	12.2	13	16.5	9.5
t_{PHL}	CLK	ANY Q or \bar{Q}	MAX	6.9	12.2	11.5	17	10.5
t_{PLH}	CLK	ANY Q or \bar{Q}	MAX	9.3	12.2	11.5	17	10.5

UNIT fmax : MHz, other : ns

ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

- Full Look-Ahead for High-Speed Operations on Long Words
- Input Clamping Diodes Minimize Transmission-Line Effects

Logic Diagram



LOOK-AHEAD CARRY GENERATORS

FUNCTION TABLE (ACTIVE HIGH)

SELECTION	ACTIVE-LOW DATA		ACTIVE-HIGH DATA	
	M=H LOGIC FUNCTION	Cn = L (no carry)	M=L LOGIC FUNCTION	Cn = H (with carry)
LS SS S1 S0	L L L L	F = A	F = A	F = A PLUS 1
	L L L H	F = AB	F = AB	F = (A + B) PLUS 1
	L L H L	F = AB	F = AB	F = (A + B) PLUS 1
	L L H H	F = AB	F = AB	F = (A + B) PLUS 1
	L H L L	F = A PLUS (A + B) PLUS 1	F = A PLUS (A + B) PLUS 1	F = A PLUS (A + B) PLUS 1
	L H L H	F = A PLUS (A + B) PLUS 1	F = A PLUS (A + B) PLUS 1	F = A PLUS (A + B) PLUS 1
	L H H L	F = A MINUS B	F = A MINUS B	F = A MINUS B
	L H H H	F = A MINUS B	F = A MINUS B	F = A MINUS B
	H L L L	F = A PLUS (A + B) PLUS 1	F = A PLUS (A + B) PLUS 1	F = A PLUS (A + B) PLUS 1
	H L L H	F = A PLUS (A + B) PLUS 1	F = A PLUS (A + B) PLUS 1	F = A PLUS (A + B) PLUS 1
	H L H L	F = A PLUS (A + B) PLUS 1	F = A PLUS (A + B) PLUS 1	F = A PLUS (A + B) PLUS 1
	H L H H	F = A PLUS (A + B) PLUS 1	F = A PLUS (A + B) PLUS 1	F = A PLUS (A + B) PLUS 1
	H H L L	F = A PLUS (A + B) PLUS 1	F = A PLUS (A + B) PLUS 1	F = A PLUS (A + B) PLUS 1
	H H L H	F = A PLUS (A + B) PLUS 1	F = A PLUS (A + B) PLUS 1	F = A PLUS (A + B) PLUS 1
	H H H L	F = A PLUS (A + B) PLUS 1	F = A PLUS (A + B) PLUS 1	F = A PLUS (A + B) PLUS 1
	H H H H	F = A PLUS (A + B) PLUS 1	F = A PLUS (A + B) PLUS 1	F = A PLUS (A + B) PLUS 1

FUNCTION TABLE (ACTIVE LOW)

SELECTION	ACTIVE-LOW DATA		ACTIVE-HIGH DATA	
	M=H LOGIC FUNCTION	Cn = L (no carry)	M=L LOGIC FUNCTION	Cn = H (with carry)
LS SS S1 S0	L L L L	F = A	F = A	F = A PLUS 1
	L L L H	F = AB	F = AB	F = (A + B) PLUS 1
	L L H L	F = AB	F = AB	F = (A + B) PLUS 1
	L L H H	F = AB	F = AB	F = (A + B) PLUS 1
	L H L L	F = A PLUS (A + B) PLUS 1	F = A PLUS (A + B) PLUS 1	F = A PLUS (A + B) PLUS 1
	L H L H	F = A PLUS (A + B) PLUS 1	F = A PLUS (A + B) PLUS 1	F = A PLUS (A + B) PLUS 1
	L H H L	F = A MINUS B	F = A MINUS B	F = A MINUS B
	L H H H	F = A MINUS B	F = A MINUS B	F = A MINUS B
	H L L L	F = A PLUS (A + B) PLUS 1	F = A PLUS (A + B) PLUS 1	F = A PLUS (A + B) PLUS 1
	H L L H	F = A PLUS (A + B) PLUS 1	F = A PLUS (A + B) PLUS 1	F = A PLUS (A + B) PLUS 1
	H L H L	F = A PLUS (A + B) PLUS 1	F = A PLUS (A + B) PLUS 1	F = A PLUS (A + B) PLUS 1
	H L H H	F = A PLUS (A + B) PLUS 1	F = A PLUS (A + B) PLUS 1	F = A PLUS (A + B) PLUS 1
	H H L L	F = A PLUS (A + B) PLUS 1	F = A PLUS (A + B) PLUS 1	F = A PLUS (A + B) PLUS 1
	H H L H	F = A PLUS (A + B) PLUS 1	F = A PLUS (A + B) PLUS 1	F = A PLUS (A + B) PLUS 1
	H H H L	F = A PLUS (A + B) PLUS 1	F = A PLUS (A + B) PLUS 1	F = A PLUS (A + B) PLUS 1
	H H H H	F = A PLUS (A + B) PLUS 1	F = A PLUS (A + B) PLUS 1	F = A PLUS (A + B) PLUS 1


RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	AS	UNIT
VCC	MAX	150	37	220	200	mA
I _{BH}	All outputs except A = B	-0.8	-0.4	-1	-2	mA
	\bar{G}	-	-	-	-3	mA
I _{OL}	All outputs except \bar{G}	16	8	20	20	mA
	\bar{G}	16	8	20	48	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	S	AS
t _{PHL}	C _n	C _n , 4	MAX	18	27	10.5	9
	\bar{A}, \bar{B}	C _n , 4	MAX	43	38	18.5	12
t _{PLH}	C _n	F	MAX	19	26	12	9
	\bar{A}, \bar{B}	F ₁	MAX	42	32	16.5	9.5

UNIT: ns



SYNCHRONOUS UP/DOWN COUNTERS

- Count Enable Control Input
- Ripple Clock Output for Cascading
- Asynchronously Presentable with Load Control

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	TTL	LS	ALS	SN74 HC	CD74 HC	UNIT
V _{CC}	MAX	1.05	3.5	2.2	0.08	0.16	mA
I _{OH}	MAX	-0.8	-0.4	-0.4	-4	-4	mA
I _{OL}	MAX	16	8	8	4	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS	SN74 HC	CD74 HC
f _{max}			MIN	20	20	25	17	25
t _w	CLK (CP)		MIN	25	25	20	30	20
	LOAD (PL)		MIN	35	35	20	30	25
t _{SU}	Data, high or low		MIN	20	20	20	38	15
t _h	Data hold time		MIN	0	5	5	5	2
t _{PLH}	LOAD (PL)	Q	MAX	33	33	30	66	49
t _{PLH}			MAX	50	50	30	66	49
t _{PLH}	DATA	Q	MAX	22	32	21	80	44
t _{PLH}			MAX	50	40	21	60	44
t _{PLH}	CLK (CP)	R _{CO}	MAX	20	20	20	30	31
t _{PLH}			MAX	24	24	20	30	31
t _{PLH}	CLK (CP)	Q	MAX	24	24	18	48	43
t _{PLH}			MAX	36	36	18	48	43
t _{PLH}	CLK (CP)	MAX/MIN (TC)	MAX	42	42	31	63	53
t _{PLH}			MAX	52	52	31	63	53
t _{PLH}	D/U (U/D)	R _{CO}	MAX	45	45	37	57	38
t _{PLH}			MAX	45	45	28	57	38
t _{PLH}	D/U (U/D)	MAX/MIN (TC)	MAX	33	33	25	48	41
t _{PLH}			MAX	33	33	25	48	41

UNIT f_{max}: MHz; other: ns

Logic Diagram



PRESETTABLE SYNCHRONOUS 4-BITUP/DOWN COUNTERS


RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	ALS	SN74 HC	CD74 HC	CD74 HCT	UNIT
I _{CC}	MAX	105	35	22	0.08	0.16	0.16	mA
I _{OH}	MAX	-0.8	-0.4	-4	-4	-4	-4	mA
I _{OL}	MAX	16	8	8	4	4	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS	SN74 HC	CD74 HC	CD74 HCT
t _{max}			MIN	20	20	30	17	25	25
t _w	CLK		MIN	25	25	16.5	30	20	20
	LOAD		MIN	35	35	20	30	25	25
t _{su}	DATA		MIN	20	20	20	38	15	15
t _h	DATA		MIN	0	5	5	5	2	2
t _{PLH}	LOAD	0A, 0B 0C, 0D	MAX	33	33	30	66	49	50
t _{PHL}	DATA	0A, 0B 0C, 0D	MAX	50	50	30	66	49	50
t _{PLH}	DATA	0A, 0B 0C, 0D	MAX	22	32	21	60	44	48
t _{PHL}	DATA	0A, 0B 0C, 0D	MAX	50	40	21	60	44	48
t _{PLH}	CLK	RIPPLE CLK	MAX	20	20	20	30	31	34
t _{PHL}	CLK	0A, 0B 0C, 0D	MAX	24	24	20	30	31	34
t _{PLH}	CLK	0A, 0B 0C, 0D	MAX	24	24	18	48	43	44
t _{PHL}	CLK	0A, 0B 0C, 0D	MAX	36	36	18	48	43	44
t _{PLH}	CLK	MAX or MIN	MAX	42	42	31	63	53	53
t _{PHL}	D/0	RIPPLE CLK	MAX	45	45	37	57	38	38
t _{PLH}	D/0	MAX or MIN	MAX	33	33	25	48	41	48
t _{PHL}	D/0	MAX or MIN	MAX	33	33	25	48	41	48


UNIT max : MHz, other : ns



SYNCHRONOUS UP/DOWN DUAL CLOCK COUNTERS

- Parallel Asynchronous Load for Modulo-N Count Lengths
- Asynchronous Clear

Logic Diagram



FUNCTION TABLE

CLOCK UP	CLOCK DOWN	RESET	PARALLEL LOAD	FUNCTION
↑	H	L	H	Count Up
H	↑	L	H	Count Down
X	X	L	X	Reset
X	X	L	L	Load Preset inputs

NOTE: H = High Voltage Level, L = Low Voltage Level, X = Don't Care, ↑ = Transition from Low to High Level

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC UNIT
ICC	MAX	0.16 mA
IDH	MAX	-4 mA
IDL	MAX	4 mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC
t _{sv}	CPU, CPD		MAX	35
	PL		MIN	24
	MR			30
t _{su}	P _{in} to P _L		MIN	24
	P _{in} to P _T		MIN	0
t _h	CPD to CPU, CPD to CPU		MIN	24
		T _{CU}	MAX	38
t _{PLH}			MAX	38
		T _{CD}	MAX	38
t _{PHL}		Q _n	MAX	65
		Q _n	MAX	65
t _{PLL}		Q _n	MAX	66
		Q _n	MAX	66
t _{PHL}		Q _n	MAX	66
		Q _n	MAX	66

UNIT: ns

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	ALS	F	SN74 HC	CD74 HC	CD74 HCT	UNIT
I_{CC}	MAX	102	34	22	54	0.08	0.16	0.16	mA
I_{OH}	MAX	-0.4	-0.4	-0.4	-1	-4	-4	-4	mA
I_{OL}	MAX	16	8	8	20	4	4	4	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS	F	SN74 HC	CD74 HC	CD74 HCT
t_{max}			MIN	25	25	30	85	17	17	15
t_{sw}			MIN	20	20	20	4	30	30	35
t_{th}	DATA		MIN	20	20	20	3.5	28	24	22
	DATA		MIN	0	5	5	2.5	5	0	0
t_{PH}	UP	\overline{CO}	MAX	26	26	16	9	41	38	41
t_{PHL}			MAX	24	24	18	9	41	38	41
t_{PLH}	DOWN	\overline{CO}	MAX	24	24	16	9	41	38	41
t_{PLH}			MAX	24	24	18	9	41	38	41
t_{PHL}	UP or DOWN	ANY Q	MAX	38	38	19	9	63	65	60
t_{PHL}			MAX	47	47	17	13	63	65	60
t_{PLH}	LOAD	ANY Q	MAX	40	40	30	11	65	66	69
t_{PLH}			MAX	40	40	28	13	65	66	69
t_{PLH}	CLR	ANY Q	MAX	35	35	17	12	60	60	65

UNIT t_{max} : MHz, other: ns

194

4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS

- Direct Overriding Clear
- Parallel-to-Serial, Serial-to-Parallel Conversions
- Left or Right Shifts




† I/O ports not shown: Q_B (14) and Q_C (13)

4-BIT PARALLEL-ACCESS SHIFT REGISTERS

- Direct Overriding Clear
- Parallel-to-Serial, Serial-to-Parallel Conversions

Logic Diagram



FUNCTION TABLE

CLEAR	INPUTS				OUTPUTS			
	MODE S1 S0	CLOCK	SERIAL LEFT RIGHT	PARALLEL A B C D	OA	OB	OC	OD
L	X	X	X	X	L	L	L	L
H	X	X	X	X	Q _{A0} Q _{B0} Q _{C0} Q _{D0}			
H	L	X	X	X	H	Q _{A1} Q _{B1} Q _{C1} Q _{D1}		
H	L	X	X	X	L	Q _{A2} Q _{B2} Q _{C2} Q _{D2}		
H	L	X	X	X	H	Q _{A3} Q _{B3} Q _{C3} Q _{D3}		
H	L	X	X	X	L	Q _{A4} Q _{B4} Q _{C4} Q _{D4}		
H	L	X	X	X	H	Q _{A5} Q _{B5} Q _{C5} Q _{D5}		
H	L	X	X	X	L	Q _{A6} Q _{B6} Q _{C6} Q _{D6}		
H	L	X	X	X	H	Q _{A7} Q _{B7} Q _{C7} Q _{D7}		
H	L	X	X	X	L	Q _{A8} Q _{B8} Q _{C8} Q _{D8}		
H	L	X	X	X	H	Q _{A9} Q _{B9} Q _{C9} Q _{D9}		

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	SN74 HC	CD74 HC	UNIT
I _{CC}	MAX	63	23	135	53	0.16	mA
I _{OH}	MAX	-0.8	-0.4	-1	-2	-4	mA
I _{OL}	MAX	16	8	20	20	4	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	TTL	LS	S	AS	SN74 HC	CD74 HC
t _{max}			25	25	70	80	25	18
t _w	CLR		20	20	12	4.5	20	24
	CLK 'H'		20	20	7	4	20	24
	CLK 'H'		20	20	7	7	20	24
t _{su}	Mode Control		30	30	11	9.5	25	30
	DATA		20	20	5	4	25	21
	CLR INACTIVE		25	25	9	6	-	-
t _h			0	0	3	0.5	0	0
t _{PHL}	CLEAR	ANY	30	30	18.5	12	38	42
t _{PLH}	CLOCK	ANY	22	22	12	7	36	53
t _{PHL}			28	26	16.5	7	36	53

UNIT f_{max}: MHz, other: ns

DUAL MONOSTABLE MULTIVIBRATORS

- Overriding Clear Terminates Outputs Pulse

Logic Diagram



FUNCTION TABLE

CLEAR	INPUTS				OUTPUTS								
	SHIF/LOAD	CLOCK	SERIAL	PARALLEL	QA	QB	QC	QD	QD	QD	QD	QD	QD
	J	K	A	B	C	D	L	L	L	L	L	L	L
L	X	X	X	X	X	X	L	L	L	L	L	L	L
H	L	L	X	X	X	X	a	b	c	d	d	d	d
H	L	L	X	X	X	X	Qa0	Qc0	Qd0	Qd0	Qd0	Qd0	Qd0
H	L	L	X	X	X	X	Qa1	Qc1	Qd1	Qd1	Qd1	Qd1	Qd1
H	L	L	X	X	X	X	Qa2	Qc2	Qd2	Qd2	Qd2	Qd2	Qd2
H	L	L	X	X	X	X	Qa3	Qc3	Qd3	Qd3	Qd3	Qd3	Qd3
H	L	L	X	X	X	X	Qa4	Qc4	Qd4	Qd4	Qd4	Qd4	Qd4
H	L	L	X	X	X	X	Qa5	Qc5	Qd5	Qd5	Qd5	Qd5	Qd5
H	L	L	X	X	X	X	Qa6	Qc6	Qd6	Qd6	Qd6	Qd6	Qd6
H	L	L	X	X	X	X	Qa7	Qc7	Qd7	Qd7	Qd7	Qd7	Qd7

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	AS	SN74 HC	CD74 HC	UNIT
f _{CC}	MAX	63	21	109	57	0.1	0.16	mA
I _{BH}	MAX	-0.8	-0.4	-1	-2	-4	-4	mA
I _{OL}	MAX	16	8	20	20	4	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN		TTL	LS	S	AS	SN74 HC	CD74 HC
			MIN	MAX						
f _{max}					30	30	70	70	25	20
t _w	CLOCK				16	16	7	4	20	24
	CLEAR				12	12	12	7.2	20	24
t _{SU}	Shift / Load				25	25	11	8	25	30
	Serial & Parallel Data				20	15	5	3.5	25	30
	Clear Inactive Data				25	25	9	6	25	30
T _{RELEASE}					10	20	6	-	-	-
t _H					0	0	3	1	0	-
t _{PHL}	CLEAR	0A, 0D			30	30	18.5	11.5	38	45
t _{PLH}	CLOCK				22	22	12	8.5	36	53
t _{PHL}					26	26	16.5	10.5	36	53

UNIT f_{max} : MHz, other : ns

3-TO-8 LINE DECODER DEMULTIPLEXER WITH ADDRESS LATCHES

FUNCTION TABLE

CLEAR	INPUTS			OUTPUTS		
	A	B	Q	Q	Q	Q
L	X	X	X	L	H	H
X	H	X	L	L	H	H
X	X	L	L	L	H	H
H	L	L	L	L	H	H
H	L	L	H	L	H	H
H	L	H	L	L	H	H
H	L	H	H	L	H	H

See explanation of function table on page 236.
 † These lines of the functional tables assume that the indicated steady-state conditions at the A and B inputs have been set up long enough to complete any pulse started before the set up.

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	TTL	LS	CD74 HC	CD74 HCT	LV 3V	LV 5V	UNIT
I _{CC}	MAX	80	27	0.16	0.16	0.28	0.65	mA
I _{OH}	MAX	-0.8	-0.4	-4	-4	-6	-12	mA
I _{OL}	MAX	16	8	4	4	6	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN		TTL	LS	CD74 HC		LV 3V	LV 5V
			MAX	MIN			HC	HCT		
t _{PHL}	A (HC, LV: A)	Q	70	63	63	70	63	63	27.5	16
	B	Q	80	55	55	80	51	51	27.5	16
t _{PHL}	A (HC, LV: A)	Q	80	51	51	80	51	51	27.5	16
	B	Q	65	65	65	65	51	51	27.5	16
t _{PLH}	Clear	Q	27	55	48	27	54	57	22	13
		Q	40	85	54	40	56	22	13	

UNIT: ns

Logic Diagram



3-TO-8-LINE DECODERS/DEMULTIPLEXERS

FUNCTION TABLE

INPUTS			OUTPUTS									
LE	OE	A2	A1	A0	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	X	X	X	X	L	L	L	L	L	L	L	L
L	H	L	L	L	H	L	L	L	L	L	L	L
L	L	H	L	L	L	H	L	L	L	L	L	L
L	L	L	H	L	L	L	H	L	L	L	L	L
L	L	L	L	H	L	L	L	H	L	L	L	L
L	L	L	L	L	L	L	L	L	H	L	L	L
L	L	L	L	L	L	L	L	L	L	L	H	L
L	L	L	L	L	L	L	L	L	L	L	L	H
H	L	L	X	X	L	L	L	L	L	L	L	L

Depends upon the address previously applied while LE was at a logic low.

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	SN74 HC	CD74 HC	UNIT
I _{CC}	MAX	0.08	0.16	mA
I _{OH}	MAX	-4	-4	mA
I _{OL}	MAX	4	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 HC	CD74 HC
t _{sw}	LE Pulse Width		MIN	20	15
t _{su}	A _n to LE		MIN	19	15
t _h	A _n to LE		MIN	5	5
t _{PLH}	A _n	Y	MAX	48	48
t _{PLL}			MAX	48	57
t _{PHL}	OE	Y	MAX	44	44
			MAX	44	60

UNIT:ns


Logic Diagram



OCTAL BUFFERS/LINE DRIVERS/LINE RECEIVERS

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- PNP Inputs Reduce DC Loading

Logic Diagram



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	S	ALS A-1	AS	F	SN74 HC	CD74 HC	SN74 HC	CD74 HC	SN74 BCT	ABT	LVT 3V	UNIT
IECH	MAX	27	135	11	17	29	0.08	0.16	0.08	0.16	31	0.25	0.19	mA
IECL	MAX	44	150	23	75	75	0.08	0.16	0.08	0.16	71	30	5	mA
IECZ	MAX	50	150	25	38	63	0.08	0.16	0.08	0.16	9	0.25	0.19	mA
IOH	MAX	-15	-15	-15	-15	-6	-6	-6	-6	-6	-15	-32	-32	mA
IOL	MAX	24	64	24	48	64	6	6	6	6	64	64	64	mA

PARAMETER	MAX or MIN	LVTH 3V	AC	SN74 AC	CD74 AC	SN74 ACT	CD74 ACT	SN74 AHC	AHCT	LV	LV	LVC 3V	LVCZ 3V	UNIT
IECH	MAX	0.19	0.08	0.04	0.16	0.08	0.04	0.04	0.04	-	0.02	0.01	0.1	mA
IECL	MAX	5	0.08	0.04	0.16	0.08	0.04	0.04	0.04	-	0.02	0.01	0.1	mA
IECZ	MAX	0.19	0.08	0.04	0.16	0.08	0.04	0.04	0.04	-	0.02	0.01	0.1	mA
IOH	MAX	-32	-24	-24	-24	-8	-8	-8	-8	-8	-16	-24	-24	mA
IOL	MAX	64	24	24	24	24	8	8	8	8	16	24	24	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	S	ALS A-1	AS	F	SN74 HC	CD74 HC	SN74 BCT	ABT	LVT 3V	
EPH	A	Y	MAX	14	7	9	9	6.5	8	25	30	32	33	4.8
EPH	A	Y	MAX	18	7	9	9	6.5	5.7	25	30	32	33	4
EPH	G	Y	MAX	23	10	13	13	6.4	6.1	38	-	44	-	8.8
EPH	G	Y	MAX	30	15	18	18	9	10	38	-	44	-	10.5
EPH	G	Y	MAX	25	9	10	10	5	6.3	38	-	44	-	8.1
EPH	G	Y	MAX	20	15	12	12	9.5	9.5	38	-	44	-	9.5

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVTH 3V	AC	SN74 AC	CD74 AC	SN74 ACT	CD74 ACT	SN74 AHC	AHCT	LV	LVC 3V
EPH	A	Y	MAX	3.8	8.4	7	7.2	10.6	9.5	8.6	9.5	12.5	6.5
EPH	A	Y	MAX	4	7.2	6.5	7.2	8.7	8.5	8.6	8.5	12.5	6.5
EPH	G	Y	MAX	4.6	9.2	8	12	12.5	9.5	13.4	10.5	13	16
EPH	G	Y	MAX	4.4	8.7	8.5	12	12.3	10.5	13.4	10.5	13	16
EPH	G	Y	MAX	4.4	8.6	9.5	12	10	10.5	13.4	10.5	13	17
EPH	G	Y	MAX	4.3	7.7	9.5	12	10.8	10.5	13.4	10.5	13	17

UNIT: ns

QUADRUPLER BUS TRANSCEIVERS

- Two-Way Asynchronous Communication Between Data Buses
- PNP Inputs Reduce DC Loading



RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	S	ALS	AS	F	SN74 HC BCT	CD74 HC HCT	CD74 HC HCT	SN74 BCT	SN74 ABT	LVTH SV	SN74 AC	UNIT
ICH	MAX	27	180	18	35	60	0.08	0.16	0.16	43	0.25	0.19	0.04	mA
ICL	MAX	46	180	26	90	90	0.08	0.16	0.16	85	30	5	0.04	mA
ICZ	MAX	54	180	30	56	90	0.08	0.16	0.16	10	0.25	0.19	0.04	mA
IOH	MAX	-15	-15	-15	-15	-15	-6	-6	-6	-15	-32	-32	-24	mA
IOL	MAX	24	64	24	64	64	6	6	6	64	64	64	24	mA

PARAMETER	MAX or MIN	SN74 ACT	CD74 ACT	UNIT
ICH	MAX	0.04	0.16	mA
ICL	MAX	0.04	0.16	mA
ICZ	MAX	0.04	0.16	mA
IOH	MAX	-24	-24	mA
IOL	MAX	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	S	ALS	AS	F	SN74 HC HCT	CD74 HC HCT	SN74 BCT	SN74 ABT	LVTH SV	SN74 AC
trPH	A	Y	MAX	18	9	11	6.2	6.2	29	33	38	4.9	4.6	3.5
trPL				18	9	10	6.2	6.3	29	33	38	5.9	4.6	3.4
trZH	1 $\bar{0}$	Y	MAX	23	12	21	9	6.7	38	-	-	8.7	6.8	4.5
trZL				30	15	21	7.5	8	38	-	-	9.4	6.8	4.4
trHZ	1 $\bar{0}$	Y	MAX	25	9	10	6	7	38	-	-	8.1	7.1	4.5
trZL				20	15	15	9	7	38	-	-	9.9	5.9	4.7
trZH	2G	Y	MAX	23	12	21	10.5	6.7	38	-	-	8.7	6.8	4.5
trZL				30	15	21	8.5	8	38	-	-	9.4	6.8	4.4
trHZ	2G	Y	MAX	25	9	10	7	7	38	-	-	8.1	7.1	4.5
trZL				20	15	15	12	7	38	-	-	9.9	5.9	4.7

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 ACT	CD74 ACT
trPH	A	Y	MAX	9.5	9.6
trPL				8.5	9.6
trZH	1 $\bar{0}$	Y	MAX	9.5	13.4
trZL				10.5	13.4
trHZ	1 $\bar{0}$	Y	MAX	10.5	13.4
trZL				10.5	13.4
trZH	2G	Y	MAX	9.5	13.4
trZL				10.5	13.4
trHZ	2G	Y	MAX	10.5	13.4
trZL				10.5	13.4

UNIT: ns

FUNCTION TABLE

INPUTS		OPERATION	
\bar{G} A	B	L	H
L	L	A to B	
L	H	B to A	
H	L	Latch A and B (A = B)	
L	H		

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS	AS	SN74 HC	CD74 HC	CD74 HCT	UNIT
I_{ECL}	MAX	38	25	44	0.08	0.16	0.16	mA
I_{ECL}	MAX	50	30	74	0.08	0.16	0.16	mA
I_{EZZ}	MAX	54	32	56	0.08	0.16	0.16	mA
I_{DH}	MAX	-15	-15	-	-	-6	-6	mA
I_{DL}	MAX	24	24	64	6	6	6	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	ALS	AS	SN74 HC	CD74 HC	CD74 HCT
t_{PHL}	A or B	A or B	MAX	18	11	7.5	25	27	33
t_{PLH}	A or B	A or B	MAX	18	11	6.5	25	27	33
t_{PZH}	\bar{G} A	B	MAX	23	20	9	38	45	51
t_{PZL}	\bar{G} A	B	MAX	30	20	7.5	38	45	51
t_{PHZ}	\bar{G} A	B	MAX	25	14	6.5	38	45	53
t_{PLZ}	\bar{G} A	B	MAX	20	22	9	38	45	53
t_{PZH}	\bar{G} A	A	MAX	23	20	10.5	38	45	51
t_{PLZ}	\bar{G} A	A	MAX	30	20	8.5	38	45	51
t_{PHZ}	\bar{G} A	A	MAX	25	14	7	38	45	53
t_{PLZ}	\bar{G} A	A	MAX	20	22	11	38	45	53


UNIT: ns

244

OCTAL BUFFERS/LINE DRIVERS/LINE RECEIVERS

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- PNP Inputs Reduce DC Loading
- 74ACT1xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 74ACT1xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)


Logic Diagram



245

OCTAL BUS TRANSCEIVERS

- 3-State Outputs Drive Bus Lines Directly
- PNP Inputs Reduce DC Loading on Bus Lines
- 7AACT1xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)
- 7AACT1xxx: Product Available in Reduced-Noise Advanced CMOS (11000 Series)



FUNCTION TABLE

ENABLE G	DIRECTION CONTROL DIR	OPERATION
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	ALS C-1	AS	F	SN74 HC	CD74 HC	SN74 HCT	SN74 BCT	SN64 BCT	ABT	ABTH	LVT	LVTH	UNIT	
I _{CCH}	MAX	70	45	97	90	0.08	0.16	0.08	0.16	57	57	0.25	0.19	0.19	0.19	mA
I _{CCL}	MAX	90	55	143	120	0.08	0.16	0.08	0.16	90	90	0.25	0.19	0.19	0.19	mA
I _{CCZ}	MAX	95	58	123	110	0.08	0.16	0.08	0.16	15	15	0.25	0.19	0.19	0.19	mA
I _{OH} (A port)	MAX	-15	-15	-15	-3	-6	-4	-6	-4	-3	-3	-32	-32	-32	-32	mA
I _{OH} (B port)	MAX	-15	-15	-15	6	-4	-6	-4	-6	-4	-4	-32	-32	-32	-32	mA
I _{OL} (A port)	MAX	24	24	48	64	24	48	64	24	4	4	64	64	64	64	mA
I _{OL} (B port)	MAX	24	24	48	64	24	48	64	24	4	4	64	64	64	64	mA

PARAMETER	MAX or MIN	AC	SN74 AC	CD74 AC	ACT	SN74 ACT	CD74 ACT	AHC	AHCT	LV	LVCH	LVCH	LVCH	LVCH	LVCH	UNIT
I _{CCH}	MAX	0.08	0.04	0.16	0.08	0.04	0.16	0.04	0.04	-	0.02	0.01	0.01	0.1	0.01	mA
I _{CCZ}	MAX	0.08	0.04	0.16	0.08	0.04	0.16	0.04	0.04	-	0.02	0.01	0.01	0.1	0.01	mA
I _{OH} (A port)	MAX	-24	-24	-24	-24	-8	-8	-8	-8	-8	-16	-24	-24	-24	-24	mA
I _{OH} (B port)	MAX	-24	-24	-24	-24	-8	-8	-8	-8	-8	-16	-24	-24	-24	-24	mA
I _{OL} (A port)	MAX	24	24	24	24	24	24	8	8	8	16	24	24	24	24	mA
I _{OL} (B port)	MAX	24	24	24	24	24	24	8	8	8	16	24	24	24	24	mA

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	S	ALS C-1	AS	F	SN74 HC	CD74 HCT	SN74 BCT	SN64 BCT	ABT	LVT	LVTH	LVTT	LVTZ	UNIT	
I _{CCH}	MAX	27	160	17	34	60	0.08	0.16	0.08	0.16	40	40	0.25	0.19	0.19	0.225	mA
I _{CCL}	MAX	46	180	24	24	90	0.08	0.16	0.08	0.16	80	80	0.25	0.19	0.19	0.225	mA
I _{CCZ}	MAX	54	180	27	54	90	0.08	0.16	0.08	0.16	10	10	0.25	0.19	0.19	0.225	mA
I _{OH}	MAX	-15	-15	-15	-6	-6	-6	-6	-6	-6	-6	-6	-32	-32	-32	-32	mA
I _{OL}	MAX	24	64	24	48	64	6	6	6	6	6	6	64	64	64	64	mA

PARAMETER	MAX or MIN	AC	SN74 AC	CD74 AC	ACT	SN74 ACT	CD74 ACT	AHC	AHCT	LV	LVCH	LVCH	LVCH	LVCH	LVCH	UNIT
I _{CCH}	MAX	0.08	0.04	0.16	0.08	0.04	0.16	0.04	0.04	-	0.02	0.01	0.01	0.1	0.01	mA
I _{CCZ}	MAX	0.08	0.04	0.16	0.08	0.04	0.16	0.04	0.04	-	0.02	0.01	0.01	0.1	0.01	mA
I _{OH}	MAX	-24	-24	-24	-24	-8	-8	-8	-8	-8	-16	-24	-24	-24	-24	mA
I _{OL}	MAX	24	24	24	24	24	24	8	8	8	16	24	24	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	S	ALS C-1	AS	F	SN74 HC	CD74 HCT	SN74 BCT	SN64 BCT	ABT			
t _{PH}	A	Y	MAX	18	9	10	10	6.2	6.2	29	33	35	38	5	5.3	4.6
t _{PL}	A	Y	MAX	18	9	10	10	6.2	6.5	29	33	35	38	5	5.3	4.6
t _{PHZ}	G	Y	MAX	23	12	20	20	9	6.7	38	-	44	-	8.7	9	5.1
t _{PLZ}	G	Y	MAX	30	15	20	20	7.5	8	38	-	44	-	8.9	9.4	6.1
t _{PHZ}	G	Y	MAX	25	9	10	10	6	7	38	-	44	-	7.7	8	6.6
t _{PLZ}	G	Y	MAX	20	15	13	13	9	7	38	-	44	-	8.9	9.8	5.7

PARAMETER	INPUT	OUTPUT	MAX or MIN	LV	LVTH	LVTT	LVTZ	AC	SN74 AC	CD74 AC	ACT	SN74 ACT	CD74 ACT	AHC	AHCT	LV
t _{PH}	A	Y	MAX	3.5	3.5	4.1	4.1	7.3	7.5	8.2	9.8	10	9.6	8.5	9.5	13.5
t _{PL}	A	Y	MAX	3.3	3.3	4.1	4.1	6.9	7.5	8.2	9.2	10	9.6	8.5	9.5	13.5
t _{PHZ}	G	Y	MAX	4.5	4.5	5.2	5.2	8.5	8	12	12.5	9.5	13.4	10.5	13	16
t _{PLZ}	G	Y	MAX	4.4	4.4	5.2	5.2	8.5	8.5	12	11.4	10.5	13.4	10.5	13	16
t _{PHZ}	G	Y	MAX	4.4	4.4	5.6	5.6	7.3	9.5	12	10.4	10.5	13.4	10.5	13	18
t _{PLZ}	G	Y	MAX	4.4	4.4	5.1	5.1	8.2	9.5	12	11.2	10.5	13.4	10.5	13	18


PARAMETER	INPUT	OUTPUT	MAX or MIN	LV	LVCH	LVCH	LVCH	ALVCH	ALVCH
t _{PH}	A	Y	MAX	8.5	5.9	5.9	2.8	2.8	2.8
t _{PL}	A	Y	MAX	8.5	5.9	5.9	2.8	2.8	2.8
t _{PHZ}	G	Y	MAX	10.5	7.6	7.6	4.5	4.5	4.5
t _{PLZ}	G	Y	MAX	10.5	7.6	7.6	4.5	4.5	4.5
t _{PHZ}	G	Y	MAX	15.5	6.5	6.5	4.2	4.2	4.2
t _{PLZ}	G	Y	MAX	15.5	6.5	6.5	4.2	4.2	4.2

UNIT: ns

BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS WITH RIPPLE BLANKING

- Open-Collector Outputs Drive Indicators Directly
- Lamp-Test Provision
- Leading/Trailing Zero Suppression

Logic Diagram



SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	ALS	ALS C-1	AS	F	SN74 HC	CD74 HC	SN74 HC	CD74 HC	SN74 BCT	CD74 BCT	SN64 BCT	ABT	ADTH
EPH	A, B	B, A	MAX	12	10	7.5	7	26	33	28	39	7	7	7	3.6	3.6
EPH	A, B	B, A	MAX	12	10	7	7	26	33	28	39	7	7	7	3.9	3.9
EPH	A, B	B, A	MAX	40	20	9	8	58	45	58	48	10.9	10.9	5.6	5.6	6.2
EPH	A, B	B, A	MAX	40	20	8.5	9	58	45	58	48	11.6	11.6	6.2	6.2	6.2
EPH	A, B	B, A	MAX	28	10	5.5	7.5	50	45	50	45	9.3	9.3	5.9	5.9	4.5
EPH	A, B	B, A	MAX	25	15	9.5	7.5	50	45	50	45	9.1	9.1	4.5	4.5	4.5

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVT	LVTH	AC	SN74 AC	CD74 AC	ACT	SN74 ACT	CD74 ACT	AHC	AHCT	LV	LVC	
EPH	A, B	B, A	MAX	3.5	3.5	9.5	7	8.5	10	8	10	8.5	9.5	13.5	8.5	6.3
EPH	A, B	B, A	MAX	3.5	3.5	6.9	7	8.5	9.1	9	10	8.5	9.5	13.5	8.5	6.3
EPH	A, B	B, A	MAX	5.5	5.5	11.4	9	14	13.2	11	14	12	16	19	12	8.5
EPH	A, B	B, A	MAX	5.5	5.5	9.5	14	12.9	12	14	12	16	19	12	8.5	8.5
EPH	A, B	B, A	MAX	5	5	10.4	10	14	12.9	11	14.4	11	16.5	22	16	7.5
EPH	A, B	B, A	MAX	5	5	10.4	10	14	12.9	11	14.4	11	16.5	22	16	7.5


PARAMETER	INPUT	OUTPUT	MAX or MIN	LVCZ	LVCH	3V	ALVC	ALVCH	3V
EPH	A, B	B, A	MAX	6.3	6.3	3.4	3.4	3.4	3.4
EPH	A, B	B, A	MAX	6.3	6.3	3.4	3.4	3.4	3.4
EPH	A, B	B, A	MAX	8.5	8.5	5.5	5.5	5.5	5.5
EPH	A, B	B, A	MAX	8.5	8.5	5.5	5.5	5.5	5.5
EPH	A, B	B, A	MAX	7.5	7.5	5.5	5.5	5.5	5.5
EPH	A, B	B, A	MAX	7.5	7.5	5.5	5.5	5.5	5.5

PARAMETER	INPUT	OUTPUT	MAX or MIN	LVTR
EPH	A, B	B, A	MAX	4.2
EPH	A, B	B, A	MAX	4.4
EPH	A, B	B, A	MAX	4.6
EPH	A, B	B, A	MAX	4.1
EPH	A, B	B, A	MAX	5.5
EPH	A, B	B, A	MAX	6
EPH	A, B	B, A	MAX	6.6
EPH	A, B	B, A	MAX	6.4
EPH	A, B	B, A	MAX	6.1
EPH	A, B	B, A	MAX	5.8
EPH	A, B	B, A	MAX	5.2
EPH	A, B	B, A	MAX	5.2

UNIT: ns

1-OF-16 DATA SELECTOR/MULTIPLEXER

- 4-Line to 1-Line Multiplexers That Can Select 1-of-16 Data Inputs
- Applications:
 - Boolean Function Generator
 - Parallel-to-Serial Converter
 - Data Source Selector
- Buffered 3-State Bus Driver Inputs Permit Multiplexing From n Lines to One Line
- 3-State Outputs



FUNCTION TABLE

DECIMAL FUNCTION OR	INPUTS				B1/B0				OUTPUTS						
	L	T	R	B	D	C	B	A	a	b	c	d	e	f	g
0	H	H	L	L	L	L	L	H	ON	ON	ON	ON	ON	ON	OFF
1	H	H	L	L	L	L	H	H	OFF	ON	ON	ON	ON	ON	OFF
2	H	H	L	L	L	L	H	H	ON	OFF	ON	ON	ON	ON	OFF
3	H	H	L	L	L	L	H	H	ON	ON	OFF	ON	ON	ON	OFF
4	H	H	L	L	L	L	H	H	ON	ON	ON	OFF	ON	ON	OFF
5	H	H	L	L	L	L	H	H	ON	ON	ON	ON	OFF	ON	OFF
6	H	H	L	L	L	L	H	H	ON	ON	ON	ON	ON	OFF	OFF
7	H	H	L	L	L	L	H	H	ON	ON	ON	ON	ON	ON	OFF
8	H	X	L	L	L	L	L	H	ON	ON	ON	ON	ON	ON	ON
9	H	X	L	L	L	L	L	H	ON	ON	ON	ON	ON	ON	ON
10	H	X	L	L	L	L	L	H	OFF	OFF	OFF	OFF	OFF	OFF	ON
11	H	X	L	L	L	L	L	H	OFF	OFF	OFF	OFF	OFF	OFF	ON
12	H	X	L	L	L	L	L	H	OFF	OFF	OFF	OFF	OFF	OFF	ON
13	H	X	L	L	L	L	L	H	OFF	OFF	OFF	OFF	OFF	OFF	ON
14	H	X	L	L	L	L	L	H	OFF	OFF	OFF	OFF	OFF	OFF	ON
15	H	X	L	L	L	L	L	H	OFF	OFF	OFF	OFF	OFF	OFF	ON
BI	H	L	L	L	L	L	L	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF
RBI	H	L	L	L	L	L	L	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF
LT	L	L	X	X	X	X	X	X	ON	ON	ON	ON	ON	ON	ON

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	UNIT
I_{CC}	MAX	103	13	mA
$V_{O(off)}$	MAX	15	15	V
$I_{O(on)}$	MAX	40	24	mA
I_{B1}	MAX	-0.2	-0.05	mA
I_{OL}	MAX	8	3.2	mA

SWITCHING CHARACTERISTICS


PARAMETER	MAX or MIN	TTL	LS
t_{off}	MIN	100	100
t_{on}	MIN	100	100
t_{off}	MIN	100	100
t_{on}	MIN	100	100

UNIT: ns

DATA SELECTORS/MULTIPLEXERS

- 3-State Version of '151
- 3-State Outputs Interface Directly with System Bus
- Perform Parallel-to-Serial Conversion
- Complementary Outputs Provide True and Inverted Data

Logic Diagram



FUNCTION TABLE

INPUTS			OUTPUT			
G	A	B	C	D	EI	W
L	L	L	L	L	E0	E0
L	L	L	L	L	E1	E1
L	L	L	L	L	E2	E2
L	L	L	L	L	E3	E3
L	L	L	L	L	E4	E4
L	L	L	L	L	E5	E5
L	L	L	L	L	E6	E6
L	L	L	L	L	E7	E7
L	L	L	L	L	E8	E8
L	L	L	L	L	E9	E9
L	L	L	L	L	E10	E10
L	L	L	L	L	E11	E11
L	L	L	L	L	E12	E12
L	L	L	L	L	E13	E13
L	L	L	L	L	E14	E14
L	L	L	L	L	E15	E15
L	L	L	L	L	E16	E16
L	L	L	L	L	E17	E17
L	L	L	L	L	E18	E18
L	L	L	L	L	E19	E19
L	L	L	L	L	E20	E20
L	L	L	L	L	E21	E21
L	L	L	L	L	E22	E22
L	L	L	L	L	E23	E23
L	L	L	L	L	E24	E24
L	L	L	L	L	E25	E25
L	L	L	L	L	E26	E26
L	L	L	L	L	E27	E27
L	L	L	L	L	E28	E28
L	L	L	L	L	E29	E29
L	L	L	L	L	E30	E30
L	L	L	L	L	E31	E31
L	L	L	L	L	E32	E32
L	L	L	L	L	E33	E33
L	L	L	L	L	E34	E34
L	L	L	L	L	E35	E35
L	L	L	L	L	E36	E36
L	L	L	L	L	E37	E37
L	L	L	L	L	E38	E38
L	L	L	L	L	E39	E39
L	L	L	L	L	E40	E40
L	L	L	L	L	E41	E41
L	L	L	L	L	E42	E42
L	L	L	L	L	E43	E43
L	L	L	L	L	E44	E44
L	L	L	L	L	E45	E45
L	L	L	L	L	E46	E46
L	L	L	L	L	E47	E47
L	L	L	L	L	E48	E48
L	L	L	L	L	E49	E49
L	L	L	L	L	E50	E50
L	L	L	L	L	E51	E51
L	L	L	L	L	E52	E52
L	L	L	L	L	E53	E53
L	L	L	L	L	E54	E54
L	L	L	L	L	E55	E55
L	L	L	L	L	E56	E56
L	L	L	L	L	E57	E57
L	L	L	L	L	E58	E58
L	L	L	L	L	E59	E59
L	L	L	L	L	E60	E60
L	L	L	L	L	E61	E61
L	L	L	L	L	E62	E62
L	L	L	L	L	E63	E63
L	L	L	L	L	E64	E64
L	L	L	L	L	E65	E65
L	L	L	L	L	E66	E66
L	L	L	L	L	E67	E67
L	L	L	L	L	E68	E68
L	L	L	L	L	E69	E69
L	L	L	L	L	E70	E70
L	L	L	L	L	E71	E71
L	L	L	L	L	E72	E72
L	L	L	L	L	E73	E73
L	L	L	L	L	E74	E74
L	L	L	L	L	E75	E75
L	L	L	L	L	E76	E76
L	L	L	L	L	E77	E77
L	L	L	L	L	E78	E78
L	L	L	L	L	E79	E79
L	L	L	L	L	E80	E80
L	L	L	L	L	E81	E81
L	L	L	L	L	E82	E82
L	L	L	L	L	E83	E83
L	L	L	L	L	E84	E84
L	L	L	L	L	E85	E85
L	L	L	L	L	E86	E86
L	L	L	L	L	E87	E87
L	L	L	L	L	E88	E88
L	L	L	L	L	E89	E89
L	L	L	L	L	E90	E90
L	L	L	L	L	E91	E91
L	L	L	L	L	E92	E92
L	L	L	L	L	E93	E93
L	L	L	L	L	E94	E94
L	L	L	L	L	E95	E95
L	L	L	L	L	E96	E96
L	L	L	L	L	E97	E97
L	L	L	L	L	E98	E98
L	L	L	L	L	E99	E99
L	L	L	L	L	E100	E100
L	L	L	L	L	E101	E101
L	L	L	L	L	E102	E102
L	L	L	L	L	E103	E103
L	L	L	L	L	E104	E104
L	L	L	L	L	E105	E105
L	L	L	L	L	E106	E106
L	L	L	L	L	E107	E107
L	L	L	L	L	E108	E108
L	L	L	L	L	E109	E109
L	L	L	L	L	E110	E110
L	L	L	L	L	E111	E111
L	L	L	L	L	E112	E112
L	L	L	L	L	E113	E113
L	L	L	L	L	E114	E114
L	L	L	L	L	E115	E115
L	L	L	L	L	E116	E116
L	L	L	L	L	E117	E117
L	L	L	L	L	E118	E118
L	L	L	L	L	E119	E119
L	L	L	L	L	E120	E120
L	L	L	L	L	E121	E121
L	L	L	L	L	E122	E122
L	L	L	L	L	E123	E123
L	L	L	L	L	E124	E124
L	L	L	L	L	E125	E125
L	L	L	L	L	E126	E126
L	L	L	L	L	E127	E127
L	L	L	L	L	E128	E128
L	L	L	L	L	E129	E129
L	L	L	L	L	E130	E130
L	L	L	L	L	E131	E131
L	L	L	L	L	E132	E132
L	L	L	L	L	E133	E133
L	L	L	L	L	E134	E134
L	L	L	L	L	E135	E135
L	L	L	L	L	E136	E136
L	L	L	L	L	E137	E137
L	L	L	L	L	E138	E138
L	L	L	L	L	E139	E139
L	L	L	L	L	E140	E140
L	L	L	L	L	E141	E141
L	L	L	L	L	E142	E142
L	L	L	L	L	E143	E143
L	L	L	L	L	E144	E144
L	L	L	L	L	E145	E145
L	L	L	L	L	E146	E146
L	L	L	L	L	E147	E147
L	L	L	L	L	E148	E148
L	L	L	L	L	E149	E149
L	L	L	L	L	E150	E150
L	L	L	L	L	E151	E151
L	L	L	L	L	E152	E152
L	L	L	L	L	E153	E153
L	L	L	L	L	E154	E154
L	L	L	L	L	E155	E155
L	L	L	L	L	E156	E156
L	L	L	L	L	E157	E157
L	L	L	L	L	E158	E158
L	L	L	L	L	E159	E159
L	L	L	L	L	E160	E160
L	L	L	L	L	E161	E161
L	L	L	L	L	E162	E162
L	L	L	L	L	E163	E163
L	L	L	L	L	E164	E164
L	L	L	L	L	E165	E165
L	L	L	L	L	E166	E166
L	L	L	L	L	E167	E167
L	L	L	L	L	E168	E168
L	L	L	L	L	E169	E169
L	L	L	L	L	E170	E170
L	L	L	L	L	E171	E171
L	L	L	L	L	E172	E172
L	L	L	L	L	E173	E173
L	L	L	L	L	E174	E174
L	L	L	L	L	E175	E175
L	L	L	L	L	E176	E176
L	L	L	L	L	E177	E177
L	L	L	L	L	E178	E178
L	L	L	L	L	E179	E179
L	L	L	L	L	E180	E180
L	L	L	L	L	E181	E181
L	L	L	L	L	E182	E182
L	L	L	L	L	E183	E183
L	L	L	L	L	E184	E184
L	L	L	L	L	E185	E185
L	L	L	L	L	E186	E186
L	L	L	L	L	E187	E187
L	L	L	L	L	E188	E188
L	L	L	L	L	E189	E189
L	L	L	L	L	E190	E190
L	L	L	L	L	E191	E191
L	L	L	L	L	E192	E192
L	L	L	L	L	E193	E193
L	L	L	L	L	E194	E194
L	L	L	L	L	E195	E195
L	L	L	L	L	E196	E196
L	L	L	L	L	E197	E197
L	L	L	L	L	E198	E198
L	L	L	L	L	E199	E199
L	L	L	L	L	E200	E200
L	L	L	L	L	E201	E201
L	L	L	L	L	E202	E202
L	L	L	L	L	E203	E203
L	L	L	L	L	E204	E204
L	L	L	L	L	E205	E205
L	L	L	L	L	E206	E206
L	L	L	L	L	E207	E207
L	L	L	L	L	E208	E208
L	L	L	L	L	E209	E209
L	L	L	L	L	E210	E210
L	L	L	L	L	E211	E211
L	L	L	L	L	E212	E212
L	L	L	L	L	E213	E213
L	L	L	L	L	E214	E214
L	L	L	L	L	E215	E215
L	L	L	L	L	E216	E216
L	L	L	L	L	E217	E217
L	L	L	L	L	E218	E218
L	L	L	L	L	E219	E219
L	L	L	L	L	E220	E220
L	L	L	L	L	E221	E221
L	L	L	L	L	E222	E222
L	L	L	L	L	E223	E223
L	L	L	L	L	E224	E224
L	L	L	L	L	E225	E225
L	L	L	L	L	E226	E226
L	L	L	L	L	E227	E227
L	L	L	L	L	E228	E228
L	L	L	L	L	E229	E229
L	L	L	L	L	E230	E230
L	L	L	L	L	E231	E231
L	L	L	L	L	E232	E232
L	L	L	L	L	E233	E233
L	L	L	L	L	E234	E234
L	L	L	L	L	E235	E235
L	L	L	L	L	E236	E236
L	L	L	L	L	E237	E237
L	L	L	L	L	E238	E238
L	L	L	L	L	E239	E239
L	L	L	L	L	E240	E240
L	L	L	L	L	E241	E241
L	L	L	L	L	E242	E242
L	L	L	L	L	E243	E243
L	L	L	L	L	E244	E244
L	L	L	L	L	E245	E245
L	L	L	L	L	E246	E246
L	L	L	L	L	E247	E247
L	L	L	L	L	E248	E248
L	L	L	L	L	E249	E249
L	L	L	L	L	E250	E250
L	L	L	L	L	E251	E251
L	L	L	L	L	E252	E252
L	L	L	L	L	E253	E253
L	L	L	L	L	E254	E254
L	L	L	L	L	E255	E255
L	L	L	L	L	E256	E256
L	L	L	L	L	E257	E257
L	L	L	L	L	E258	E258

DUAL DATA SELECTORS/MULTIPLEXERS

- 3-State Version of '153
- Perform Parallel-to-Serial Conversion

FUNCTION TABLE

SELECT		STROBE		OUTPUTS	
C	B	A	G	Y	W
X	X	X	H	Z	Z
L	L	L	L	D0	D0
L	L	L	L	D1	D1
L	L	L	L	D2	D2
L	L	L	L	D3	D3
L	L	L	L	D4	D4
L	L	L	L	D5	D5
L	L	L	L	D6	D6
L	L	L	L	D7	D7

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	TTL	LS	F	S	ALS	SN74 HC	CD74 HC	SN74 AC	CD74 AC	SN74 HC	CD74 HC	SN74 AC	CD74 AC	UNIT
ICC	MAX	62	12	85	14	24	0.08	0.16	0.16	0.16	0.16	0.16	0.16	0.16	mA
I _{OH}	MAX	-5.2	-2.6	-3	-6	-4	-4	-4	-4	-4	-4	-4	-4	-4	mA
I _{OL}	MAX	16	8	20	24	24	6	4	4	4	4	4	4	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	TTL	LS	S	F	SN74 HC	CD74 HC	SN74 AC	CD74 AC	SN74 HC	CD74 HC	SN74 AC	CD74 AC	UNIT
t _{PHL}	A, B, C	Y	MAX	45	18	18	9.5	51	74	63	18.2	18.2	18.2	18.2	
t _{PLH}	A, B, C	Y	MAX	45	19.5	24	7.5	51	74	63	18.2	18.2	18.2	18.2	
t _{PHL}	A, B, C	W (CD74: Y)	MAX	33	15	24	12.5	51	74	63	19.6	19.6	19.6	19.6	
t _{PLH}	A, B, C	W (CD74: Y)	MAX	33	13.5	23	9	51	74	63	19.6	19.6	19.6	19.6	
t _{PHL}	ANY D	Y	MAX	28	12	10	7	49	53	53	13.5	13.5	13.5	13.5	
t _{PLH}	ANY D	Y	MAX	28	12	15	5	49	53	53	13.5	13.5	13.5	13.5	
t _{PHL}	ANY D	W (CD74: Y)	MAX	15	15	7	15	8	49	53	14.9	14.9	14.9	14.9	
t _{PLH}	ANY D	W (CD74: Y)	MAX	15	15	8	49	53	53	53	14.9	14.9	14.9	14.9	
t _{PHL}	G	Y	MAX	27	45	19.5	15	7	36	42	45	13.5	13.5	13.5	
t _{PLH}	G	Y	MAX	40	40	21	15	6.5	36	42	45	13.5	13.5	13.5	
t _{PHL}	G	W (CD74: Y)	MAX	27	27	19.5	15	6	36	42	45	13.5	13.5	13.5	
t _{PLH}	G	W (CD74: Y)	MAX	40	40	21	15	6	36	42	45	13.5	13.5	13.5	
t _{PHL}	G	Y	MAX	8	45	8.5	10	8.5	49	42	45	13.5	13.5	13.5	
t _{PLH}	G	Y	MAX	23	25	14	10	8	49	42	45	13.5	13.5	13.5	
t _{PHL}	G	W (CD74: Y)	MAX	8	95	8.5	10	5.8	49	42	45	13.5	13.5	13.5	
t _{PLH}	G	W (CD74: Y)	MAX	23	25	14	10	4.5	49	42	45	13.5	13.5	13.5	

UNIT: ns

Logic Diagram



QUAD DATA SELECTORS/MULTIPLEXERS

- 3-State Outputs Interface Directly with System Bus
- Provides Bus Interface from Multiple Sources in High-Performance Systems

FUNCTION TABLE

OUTPUT CONTROL	INPUTS		OUTPUT Y
	SELECT	A B	
H	X	X	Z
L	L	X	L
L	L	H	L
L	H	X	L
L	H	H	H

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC	CD74 AC	CD74 ACT	LVC 3V	UNIT	
I _{CC}	MAX	19	37	14	-31.9	23	0.08	0.16	0.08	0.16	0.08	0.16	0.08	0.16	0.01	mA
I _{OH}	MAX	-2.6	-6.5	-2.6	-15	-3	-6	-6	-6	-6	-24	-24	-24	-24	mA	
I _{OL}	MAX	24	24	24	48	24	6	6	6	6	24	24	24	24	mA	

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	S	ALS	AS	F	SN74 HC	CD74 HC	SN74 HCT	CD74 HCT	AC	CD74 AC	LVC 3V
t _{PLH}	DATA	ANY	MAX	13	7.5	10	5.5	7	25	45	38	50	6.4	9.3	6.9
t _{PHL}	DATA	ANY	MAX	15	6.5	12	6	6.5	25	45	38	50	7.2	8.3	8.7
t _{PLH}	SELECT	ANY	MAX	21	15	18	11	15	25	53	38	57	7.2	13.4	8.2
t _{PHL}	SELECT	ANY	MAX	24	15	22	10	9.5	25	53	38	57	7.9	13.4	9.4
t _{PLZ}	G	Y	MAX	30	19.5	16	7.5	6.3	38	45	38	45	6.5	14.7	7.3
t _{PHZ}	G	Y	MAX	30	21	18	9.5	8.5	38	45	38	45	8.6	14.7	9.6
t _{PLZ}	G	Y	MAX	30	8.5	10	6.5	7	38	45	38	45	7.6	14.7	8.4
t _{PHZ}	G	Y	MAX	25	14	15	7	7	38	45	38	45	7.6	14.7	8.5

UNIT: ns


Logic Diagram



259

8-BIT ADDRESSABLE LATCHES

- 8-Bit Parallel-Out Storage Register Performs Serial-to-Parallel Conversion with Storage
- Asynchronous Parallel Clear
- Active-High Decoder
- Enable/Disable Input Simplifies Expansion
- Expandable for n-Bit Applications
- Four Distinct Functional Modes



FUNCTION TABLE

OUTPUT CONTROL	INPUTS		OUTPUT	
	SELECT	A B	A	B
H	X	X X	X	Z
L	L	L X	X	H
L	L	L X	X	L
L	H	H X	X	H
L	H	H X	X	L

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN		LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	CD74 ACT	UNIT
	MAX	MIN										
I _{CC}	MAX	-16	87	13	25.2	23	0.08	0.16	0.16	0.16	0.16	mA
I _{OH}	MAX	-2.6	-6.5	-15	-3	-6	-6	-6	-6	-6	-24	mA
I _{OL}	MAX	8	20	24	48	24	6	6	6	6	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	S	ALS	AS	F	SN74 HC	CD74 HC	CD74 HCT	CD74 ACT
t _{PLH}	DATA	Y	MAX	12	6	8	5	6	25	24	34	10.7
t _{PHL}	DATA	Y	MAX	17	6	7	4	5.5	25	24	34	10.7
t _{PLH}	SELECT	Y	MAX	21	12	25	9.5	29	35	43	15.4	15.4
t _{PHL}	SELECT	Y	MAX	24	12	20	10	11	29	35	43	15.4
t _{PZH}	\bar{G}	Y	MAX	30	19.5	18	8	3.5	38	35	35	16.1
t _{PZL}	\bar{G}	Y	MAX	30	21	18	10	3.5	38	35	35	16.1
t _{PHZ}	\bar{G}	Y	MAX	30	8.5	10	6	7	38	38	38	16.1
t _{PLZ}	\bar{G}	Y	MAX	25	14	18	6.5	7	38	38	38	16.1

UNIT: ns

265

QUAD COMPLEMENTARY-OUTPUT ELEMENTS

- $Y = \bar{A}, W = A$
- $Y = AB, W = AB$

ELEMENTS 1 and 4



ELEMENTS 2 and 3



Logic Diagram

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	UNIT
I_{CC}	MAX	34	mA
I_{OH}	MAX	-0.8	mA
I_{OL}	MAX	16	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL
tPLH	A or B		MAX	18
tPHL	A or B	Y	MAX	18
tPLH	A or B		MAX	18
tPHL	A or B	Y	MAX	18
tPLH	A or B	with respect Y	MAX	3
tPHL	A or B	with respect Y	MAX	3

UNIT: ns

266

QUAD 2-INPUT EXCLUSIVE-NOR GATES WITH OPEN-COLLECTOR OUTPUTS

- $Y = A \oplus B$

FUNCTION TABLE

INPUTS		OUTPUT
A	B	Y
L	L	L
L	H	L
H	L	L
H	H	H

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	HC	UNIT
I_{CC}	MAX	13	0.02	mA
V_{OH}	MAX	5.5	V_{CC}	V
I_{OL}	MAX	8	4	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	SN74 HC
tPLH	A or B Off/active Low	Y	MAX	30	31
tPHL	A or B Off/active Low	Y	MAX	30	25
tPLH	A or B Off/active High	Y	MAX	30	31
tPHL	A or B Off/active High	Y	MAX	30	25

UNIT: ns

OCTAL D-TYPE FLIP-FLOPS

- Contain Eight Flip-Flops with Single-Rail Outputs
- Buffered Clock and Direct-Clear Inputs



FUNCTION TABLE

INPUTS		OUTPUT	
CLR	CLOCK	D	Q
L	X	X	L
H	X	H	H
H	↑	L	L
H	↑	H	H
H	X	X	Q ₀

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	ALS	SN74 HC	SN74 HCT	CD74 HC	CD74 AC	LVTH 3V	ABT	CD74 HCT	AHC	AHCT	LV 5V	UNIT	
t _{CC}	MAX	94	27	29	0.08	0.16	0.16	30	5	0.16	0.16	0.04	0.04	-	0.02	mA
I _{OH}	MAX	-0.8	-0.4	-4	-4	-32	-24	-24	-8	-8	-8	-8	-8	-6	-12	mA
I _{OL}	MAX	16	8	24	4	4	4	64	64	24	24	24	24	6	12	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS	SN74 HC	SN74 HCT	CD74 HC	SN74 HCT	CD74 HCT	ABT	CD74 HCT	AHC	CD74 AC	AHCT
f _{max}			MIN	30	30	35	21	20	16	16	16	150	100	85	70	
t _{PLH}			MIN	16.5	20	14	20	24	25	30	3.3	3.3	5	6	5	
t _{PHL}			MIN	20	20	10	25	18	25	18	2.5	2.3	2	2	4.5	
t _h			MIN	25	25	15	25	-	25	-	2	2.3	-	-	2	
t _l			MIN	5	5	0	0	3	0	3	1.2	0	2	2	1	
t _{PLH}	CLR	ANY Q	MAX	27	27	18	40	45	42	48	7.4	4.9	13.5	13.5	12	
t _{PHL}	CLOCK	ANY Q	MAX	27	27	12	40	45	42	45	6.5	4.8	13.5	13.5	12.5	
t _{PHL}			MAX	27	27	15	40	45	42	45	7.3	4.3	13.5	13.5	12.5	


PARAMETER	INPUT	OUTPUT	MAX or MIN	LV 3V	LV 5V
f _{max}			MIN	45	45
t _{PLH}			MIN	6.5	6.5
t _{PHL}			MIN	5	5
t _h			MIN	2.5	2.5
t _l			MIN	0	2
t _{PLH}	CLR	ANY Q	MAX	12.6	19.5
t _{PHL}	CLOCK	ANY Q	MAX	9.8	19.5
t _{PHL}			MAX	11	19.5

UNIT f_{max} : MHz, other : ns

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. See www.ti.com/sc/logic for the most current data sheets.

QUAD J-K FLIP-FLOPS

- Separate Negative-Edge-Triggered Clocks
- Fully Buffered Outputs



FUNCTION TABLE

COMMON INPUTS		INPUTS				OUTPUT	
PRESET	CLR	CLOCK	J	K	Q	Q-bar	
L	H	X	X	X	H	H	
L	H	X	X	X	L	L	
H	H	X	X	X	H	H	
H	H	X	X	X	L	L	
H	H	X	X	X	Q ₀	Q ₀	
H	H	X	X	X	H	H	
H	H	X	X	X	L	L	
H	H	X	X	X	TOGGLE	TOGGLE	
H	H	X	X	X	Q ₀	Q ₀	

† The output levels in this configuration are not guaranteed to meet the minimum levels for V_{OH}. Furthermore, this configuration is undesirable; that is, it will not persist when either PRE or CLR returns to its inactive (high) level.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	UNIT
I _{CC}	MAX	81	mA
I _{OH}	MAX	-0.8	mA
I _{OL}	MAX	16	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL
f _{max}			MIN	35
t _w	CLOCK high		MIN	13.5
t _{su}	CLOCK low		MIN	15
t _h	J, K		MIN	3
t _h	CLR, PR		MIN	10
t _{PLH}	PRESET	0	MAX	25
t _{PHL}	CLEAR	0	MAX	30
t _{PHL}	CLOCK	0	MAX	30

UNIT f_{max} : MHz, other : ns

○ : OBSOLETE or NOT RECOMMENDED NEW DESIGNS

QUAD S-R LATCHES

Logic Diagram



RECOMMENDED OPERATING CONDITIONS			
PARAMETER	MAX or MIN	TTL	LS UNIT
I _{CC}	MAX	30	7 mA
I _{OH}	MAX	-0.8	-0.4 mA
I _{OL}	MAX	16	8 mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	
		MAX or MIN	TTL LS
t _{PLH}		MIN	20 20
t _{PHL}	S	MAX	22 22
t _{PLH}	R	MAX	15 21
t _{PHL}	R	MAX	27 27

UNIT: ns

9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS

- Generate Either Odd or Even Parity for Nine Data Lines
- Cascadable for n-Bit Parity

Logic Diagram



4-BIT BINARY FULL ADDERS

- Full-Carry Look-Ahead Across the Four Bits

FUNCTION TABLE

NO. OF INPUTS THAT ARE HIGH A ₁ 0, 2, 4, 6, 8 1, 3, 5, 7, 9	OUTPUTS	
	Σ EVEN	Σ ODD
	H	L
	L	H

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN		LS	S	ALS	AS	F	SN74 HC		CD74 AC		CD74 AC		UNIT
	MAX	MIN						HC	ACT	HC	ACT	HC	ACT	
I _{CC}	MAX	27	105	16	35	35	0,08	0,16	0,16	0,16	0,16	0,16	0,16	mA
I _{OH}	MAX	-0,4	-1	-2,6	-2	-4	-4	-4	-4	-4	-24	-24	-24	mA
I _{OL}	MAX	8	20	24	20	20	4	4	4	4	24	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN		S	ALS	AS	F	SN74 HC		CD74 AC		CD74 AC		UNIT
			MAX	MIN					HC	ACT	HC	ACT	HC	ACT	
t _{PH}	DATA	S	50	21	20	12	10	52	60	63	20	21,6	20	21,6	ns
t _{PL}	DATA	EVEN	45	18	20	11	11	52	60	63	20	21,6	21	21,6	
t _{PH}	DATA	S	35	21	20	12	10	52	60	68	21	21,6	21	21,6	
t _{PL}	DATA	ODD	50	18	22	11,5	11	52	60	68	21	21,6	21	21,6	

UNIT: ns


Logic Diagram



PROGRAMMABLE FREQUENCY DIVIDER/DIGITAL TIMER

- Digitally Programmable from 2⁴ to 2³¹
- Easily Expandable
- Applications:
 - Frequency Division
 - Digital Timing

Logic Diagram



FUNCTION TABLE

NUMBER OF INPUTS (A-N) THAT ARE HIGH	XMIT	PARITY I/O	PARITY ERROR
0, 2, 4, 6, 8	L	H	H
1, 3, 5, 7, 9	L	L	H
0, 2, 4, 6, 8	h	h	H
1, 3, 5, 7, 9	h	h	L

h = high input level L = low input level
 H = high output level L = low output level

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AS	AC	ACT	UNIT
I _{CC}	MAX	50	0.08	0.08	mA
I _{oh}	MAX	-2	-24	-24	mA
I _{ol}	MAX	-15	-24	-24	mA
	MAX	20	24	24	mA
	MAX	48	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	AS	AC	ACT
t _{PLH}	A to I	Parity I/O	MAX	15	9	10.4
t _{PHL}	A to I	Parity error	MAX	14	107	12
t _{PLH}	Parity I/O	Parity error	MAX	16.5	10	11.3
t _{PHL}	Parity I/O	Parity error	MAX	9	6.2	7.7
t _{PLH}	XMIT	Parity I/O	MAX	13	5.3	7.3
t _{PHL}	XMIT	Parity I/O	MAX	16	8.9	11.4
t _{PLH}				11.5	8.5	8.5
t _{PHL}				10	6.3	7.8

UNIT: ns

4-BIT BINARY COUNTERS

FUNCTION TABLE

CLEAR	CLK 1	CLK 2	Q OUTPUT MODE
L	X	X	Cleared to L
H	X	L	Count
H	L	L	Count
H	H	X	Inhibit
H	H	H	Inhibit

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	LS	UNIT
f_{CLK}	MAX	75	mA
I_{OH} (Q only)	MAX	-1.2	V
I_{OL} (Q only)	MAX	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS
t_{max}	CLK		MIN	30
t_{PHL}	CLK	Q	MAX	90
t_{PLH}	CLK	Q	MAX	120
t_{CLT}	CLK	Q	MAX	65

UNIT max : ns, other : ns

Logic Diagram



FUNCTION TABLE

PROGRAMMING INPUTS		FREQUENCY DIVISION					
		Q		TP			
D	C	B	A	BINARY	DECIMAL	BINARY	DECIMAL
L	L	L	L	Inhibit	Inhibit	Inhibit	Inhibit
L	L	L	L	H	4	2 ⁰	512
L	L	L	H	2 ⁰	8	2 ¹	512
L	L	H	L	16	32	2 ²	512
L	L	H	H	32	64	2 ³	512
L	H	L	L	128	Disabled	Low	
L	H	L	H	256	2 ²	4	
L	H	H	L	512	2 ³	8	
L	H	H	H	1024	2 ⁴	16	
L	H	L	L	2048	2 ⁵	32	
L	H	L	H	4096	2 ⁶	64	
L	H	H	L	8192	2 ⁷	128	
L	H	H	H	16384	2 ⁸	256	
L	H	L	L	32768	2 ⁹	512	


RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	UNIT
I _{CC}	MAX	50	mA
I _{OH}	MAX	-1.2	V
I _{OL}	MAX	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS
f _{max}	CLK		MIN	30
t _w	CLK 1 or 2		MIN	16
t _{PHL}	CLR		MIN	35
t _{PLH}	CLK 1 or 2	Q	MAX	90
t _{PLH}	CLR	Q	MAX	120
UNIT	f _{max} : ns	t _w : ns		


Logic Diagram



QUAD 2-INPUT MULTIPLEXERS WITH STORAGE

● Outputs Storage Register

Logic Diagram



FUNCTION TABLES

K COUNTER FUNCTION TABLE (DIGITAL CONTROL)

D	C	B	A	MODULO (K)
L	L	L	L	Implied
L	L	L	H	24
L	L	H	L	24
L	L	H	H	25
L	H	L	L	25
L	H	L	H	26
L	H	H	L	26
L	H	H	H	27
H	L	L	L	27
H	L	L	H	28
H	L	H	L	28
H	L	H	H	29
H	H	L	L	29
H	H	L	H	210
H	H	H	L	210
H	H	H	H	211
H	L	L	L	212
H	L	L	H	213
H	L	H	L	214
H	L	H	H	215
H	H	L	L	216
H	H	L	H	217

EXCLUSIVE OR PHASE DETECTOR

φA1	φB	XORPD OUT
L	H	H
L	L	H
H	H	L
H	L	L

EDGE-CONTROLLED PHASE DETECTOR

φA2	φB	ECPD OUT
H or L	↑	H
H or L	↓	L
H or L	↑	No change
H or L	↓	No change

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	CD74 HC	CD74 HCT	CD74 ACT	UNIT
I _{CC}	MAX	120	0.16	0.16	0.08	mA
I _{OH} (I/O OUT)	MAX	-1	-6	-4	-24	mA
I _{OL} (I/O OUT)	MAX	-0.4	-6	-4	-24	mA
I _{OL} (XOR, ECPD)	MAX	24	6	4	24	mA
I _{OL} (XOR, ECPD)	MAX	8	6	4	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN		CD74 HC		CD74 HCT		CD74 ACT	
			LS	HC	LS	HCT	ACT	ACT		
f _{max}	K CLK	I/O OUT	32	20	20	45				
	I/O CLK	I/O OUT	16	13	13	35				
t _w	K CLK		16	24	24	8				
	I/O CLK		33	38	38	9				
t _{su}	D/0		30	30	30	17				
	ENCLR		31	30	30	16				
t _h	D/0		0	0	0	7				
	ENCLR		0	0	0	6				
t _{PH}	I/O CLK	I/O OUT	25	53	53	24				
t _{PL}	I/O CLK	I/O OUT	35	53	53	24				
t _{PH}	A1 or B other input low	X or OUT	15	45	45	22				
	A1 or B other input high	X or OUT	25	45	45	22				
t _{PL}	A1 or B other input low	X or OUT	25	45	45	22				
	A1 or B other input high	X or OUT	25	45	45	22				
t _{PH}	A2	ECPD OUT	30	60	60	30				
	A2	ECPD OUT	30	60	60	30				

UNIT: f_{max}, MHz; other: ns

8-BIT BIDIRECTIONAL UNIVERSAL SHIFT/STORAGE REGISTERS

- Multiplexed I/O Ports Provide Improved Bit Density
- Four Modes of Operation:
 - Hold (Store)
 - Shift Right
 - Shift Left
 - Load Data
- Operate with Outputs Enabled or at High Impedance
- 3-State Outputs Drive Bus Lines Directly
- Can Be Cascaded for n-Bit Word Lengths

FUNCTION TABLE

INPUTS		OUTPUTS			
WORD SELECT	CLOCK	QA	QB	QC	QD
L	H	A1	B1	C1	D1
H	L	A2	B2	C2	D2
X	H	QA0	QB0	QC0	QD0

† A1, A2, etc. = the level of asynchronous input at A1, A2, etc.
 QA0, QB0, etc. = the level of QA, QB, etc. entered on the most recent O transition of CLK

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	TTL	LS	AS	SN74 HC	UNIT
ICC	MAX	65	21	38	0.08	mA
IOL	MAX	16	8	20	4	mA
IPIH	MAX	-0.8	-0.4	-2	-4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	AS	SN74 HC
tL			MIN	20	20	8	27
tsu	Data		MIN	15	15	4.5	21
	Word Select		MIN	25	25	13	21
th	Data		MIN	5	5	3.5	0
	Word Select		MIN	0	0	1	0
trPH	CLK	GA to 6D	MAX	27	27	9	31
tPHL			MAX	32	32	11	31

UNIT: ns

Logic Diagram




† I/O ports not shown: BA0g (13), CA0c (6), DA0d (14), E0e (5), F0f (15), and G0g (4).

CRYSTAL-CONTROLLED OSCILLATOR

- Crystal-Controlled Oscillator: Operation from 1MHz to 20MHz
- Complementary Outputs

Logic Diagram



FUNCTION TABLE

MODE	INPUTS				IO PORTS								OUTPUTS						
	CLR	S1	SD	DE1	DE2	CLK	SL	SR	AQ.A	BQ.B	CQ.C	DQ.D	EQ.E	FQ.F	GQ.G	HQ.H	O.A	O.H	
Clear	L	X	L	L	X	X	X	X	L	L	L	L	L	L	L	L	L	L	L
Hold	L	X	L	L	X	X	X	X	L	L	L	L	L	L	L	L	L	L	L
Shift Right	H	L	L	L	L	X	X	X	Q.A0	Q.B0	Q.C0	Q.D0	Q.E0	Q.F0	Q.G0	Q.H0	Q.A0	Q.H0	
Shift Left	H	L	L	L	L	L	L	L	Q.A0	Q.B0	Q.C0	Q.D0	Q.E0	Q.F0	Q.G0	Q.H0	Q.A0	Q.H0	
Load	H	H	L	L	L	L	L	L	Q.A0	Q.B0	Q.C0	Q.D0	Q.E0	Q.F0	Q.G0	Q.H0	Q.A0	Q.H0	

NOTE: a., is the level of the steady-state input at inputs A through H, respectively. This data is loaded into the flip-flops while the flip-flop outputs are isolated from the IO terminals.
 † When one or both output-enable inputs are high, the eight IO terminals are disabled to the high-impedance state; however, sequential operation/clearing of the register is not affected.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	S	ALS	F	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT	UNIT
I _{CC}	MAX	53	225	40	95	0.16	0.16	0.16	0.16	mA
I _{OH}	MAX	-2.6	-6.5	-2.6	-3	-6	-4	-24	-24	mA
I _{OL}	MAX	24	20	24	24	4	4	24	24	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS	S	ALS	F	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT
t _{max}	CLK high		MIN	20	50	30	70	20	16	95	90
t _l	CLK low		MIN	30	10	16.5	7	24	30	5.2	5.5
	CLR			20	10	16.5	7	24	30	5.2	5.5
	DATA "1"			20	10	10	7	15	22	5	5
	DATA "0"			20	7	16	5.5	36	30	4.5	4.5
t _{SSU}	SELECT			35	15	20	8.5	36	41	9	9
	CLR INACTIVE			20	10	15	7	-	-	-	-
t _h	DATA			0	5	0	2	0	0	0	0
	SELECT			10	5	0	0	0	0	0	0
t _{PH}	CLK	O _A or O _H	MAX	33	20	15	10	60	68	12.9	12.9
t _{PL}	CLK	O _A thru O _H	MAX	39	20	18	9.5	60	68	12.9	12.9
t _{PHL}	CLR	O _A or O _H	MAX	25	21	13	10	60	68	13.5	14.5
t _{PLH}	CLR	O _A thru O _H	MAX	39	21	19	12	60	68	13.5	14.5
t _{PHL}	OE1, OE2	O _A or O _H	MAX	40	21	22	10.5	60	68	11.2	12.2
t _{PLH}	OE1, OE2	O _A thru O _H	MAX	40	24	22	15	60	69	13.9	18.6
t _{PHZ}	OE1, OE2	O _A thru O _H	MAX	21	18	16	9	47	48	14.9	14.9
t _{PLZ}	OE1, OE2	O _A thru O _H	MAX	30	18	22	11	39	45	14.9	14.9
t _{PHZ}	OE1, OE2	O _A thru O _H	MAX	20	12	8	7	56	56	14.9	14.9

UNIT f_{max}: MHz, other: ns

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. See www.ti.com/sc/parameters for the most current data sheets.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	LS	UNIT
I_{CC}	MAX	75	mA
I_{OH}	MAX	-24	mA
I_{OL}	MAX	-0.4	mA
	MAX	24	mA
	MAX	8	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	LS
f_{max}	F/2	F/2	MIN	10
	F/4	F/4	MAX	5
t_r	ANY	ANY	MIN	20
	F ⁺ , F ⁻	F ⁺ , F ⁻	MAX	14
t_f	ANY	ANY	MAX	10
	F ⁺ , F ⁻	F ⁺ , F ⁻	MAX	10
	ANY	ANY	MAX	20


UNIT f_{max} : MHz, other : ns

323

8-BIT BIDIRECTIONAL SHIFT/STORAGE REGISTERS

- Multiplexed I/O Ports Provide Improved Bit Density
- Four Modes of Operation:
 - Hold (Store)
 - Shift Right
 - Shift Left
 - Load Data
- 3-State Outputs Drive Bus Lines Directly
- Can Be Cascaded for n-Bit Word Lengths

Logic Diagram




† I/O ports not shown: B/OB (13), C/OC (6), D/O D (14), E/OE (5), F/OE (15), and G/OG (4).

4002

DUAL 4-INPUT POSITIVE-NOR GATES

● $Y = A + B + C + D$

Logic Diagram



FUNCTION TABLE

INPUTS		OUTPUT		
A	B	C	D	Y
L	L	L	L	H
L	L	L	X	L
L	L	X	X	L
L	X	L	L	L
L	X	L	X	L
L	X	X	L	L
L	X	X	X	L
X	L	L	L	L
X	L	L	X	L
X	L	X	L	L
X	L	X	X	L
X	X	L	L	L
X	X	L	X	L
X	X	X	L	L
X	X	X	X	L

NOTES:
 H = High Voltage Level
 L = Low Voltage Level
 X = Irrelevant

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 HC	CD74 HC	UNIT
I _{CC}	MAX	0.02	0.04	mA
I _{OH}	MAX	-4	-4	mA
I _{OL}	MAX	4	4	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 HC	CD74 HC
t _{PHL}	A, B, C, D	Y	MAX	28	30
t _{PLH}			MAX	28	30

4015

DUAL 4-STAGE STATIC SHIFT REGISTER

Logic Diagram



FUNCTION TABLE

INPUTS		OUTPUT				
CP	D	R	Q ₀	Q ₁	Q ₂	Q ₃
L	L	L	L	Q ₀	Q ₁	Q ₂
L	L	H	H	Q ₀	Q ₁	Q ₂
L	H	L	Q ₀	Q ₁	Q ₂	Q ₃
X	X	H	L	L	L	L
X	X	L	L	L	L	L

NOTES:
 H = High Voltage Level
 h = High Voltage Level One Setup Time Prior to the Low to High Clock Transition
 L = Low Voltage Level
 l = Low Voltage Level One Setup Time Prior to the Low to High Clock Transition
 X = Don't Care, Clock Transition
 Q_n = High to Low Clock Transition
 q_n = Lower case letters indicate the state of the referenced output one setup time prior to the Low to High clock transition.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	UNIT
I _{CC}	MAX	0.16	mA
I _{OH}	MAX	-4	mA
I _{OL}	MAX	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC
t _{max}			MIN	45
t _W			MIN	24
t _{SOJL}			MIN	45
t _{SOJH}			MIN	18
t _H			MIN	18
t _{PLH}			MIN	0
t _{PHL}			MAX	54
t _{PLH}			MAX	54
t _{PHL}			MAX	83
t _{PHL}			MAX	83
t _{PHL}			MAX	98
t _{PHL}			MAX	98


UNIT: f_{max} : MHz other : ns

4020

14-STAGE BINARY COUNTERS

- Same Pinouts as CMOS4020
- V_{CC} : 2V to 6V

Logic Diagram



FUNCTION TABLE

CLK	CLKEN	CLR	OUTPUT STATE†
L	X	L	No Change
X	H	L	No Change
L	H	H	No Change
X	X	X	'0' = H, '1' = L
L	L	L	Increments Counter
X	L	L	Increments Counter
L	X	L	No Change
X	X	L	No Change
L	L	L	Increments Counter
X	L	L	Increments Counter

NOTES:
 H = High Level
 L = Low Level
 † = High to Low Transition
 ‡ = Low to High Transition
 § = Low to High Transition
 ¶ If $n < 5$ TC = H, Otherwise = L

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 HC	CD74 HC	UNIT
I_{CC}	MAX	0.08	0.16	mA
I_{OH}	MAX	-4	-4	mA
I_{OL}	MAX	4	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	SN74 HC	CD74 HC	UNIT
f_{max}			25	20	
t_w	CLK (CP)		20	24	
	CLR (MR) H		20	24	
	CLKEN to CLK (CE to CP)		13	22	
	CLK Inactive		13	-	
t_{th}	CLKEN to CLK (CE to CP)		5	0	
t_{PH}	CLK Y, Q0 (0 to 9, TC)		59	69	
t_{PL}	CP (0 to 9, TC)		59	69	
t_{PH}	CLKEN Y, Q0 (0 to 9, TC)		63	75	
t_{PL}	CE (0 to 9, TC)		63	75	
t_{PH}	CLR Y (0 to 9)		59	69	
t_{PL}	MR (0 to 9)		59	69	
t_{PH}	CLR C0 (TC)		-	69	
t_{PL}	MR (TC)		59	69	

UNIT f_{max} : MHz, other: ns

FUNCTION TABLE

CLK	CLR	OUTPUT
L	L	No Change
L	L	Advance to Next State
X	L	All Outputs Are Low
X	H	All Outputs Are Low

NOTE: H = High Voltage Level, L = Low Voltage Level, X = Don't Care, - = Transition from Low to High Level, * = Transition from High to Low.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 HC	CD74 HC	UNIT
I_{CC}	MAX	0.08	0.16	mA
I_{OH}	MAX	-4	-4	mA
I_{OL}	MAX	4	4	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	SN74 HC	CD74 HC	UNIT
f_{max}			22	20	16
	CLK		MIN	MIN	MIN
t_w	CLR high		23	24	30
	CLK		18	24	30
t_{su}	CLR inactive before CLJ		MIN	15	-
t_{FH}	CLK	Q _A	38	42	60
t_{FL}	CLR	Q _A	38	42	60
t_{PH}	CLR	Any	MAX	MAX	MAX
t_{PL}	CLR	Any	35	51	60

UNIT f_{max} : MHz, other: ns

4024

7-STAGE BINARY COUNTERS

Logic Diagram



FUNCTION TABLE

CLK	CLR	OUTPUT STATE
L	L	No Change
L	L	Advance to Next State
X	H	All outputs Are Low

NOTES: H = High Voltage Level, L = Low Voltage Level, X = Don't Care, \uparrow = Transition from Low to High Level, \downarrow = Transition from High to Low.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 HC HCT	CD74 HC HCT	UNIT	
I_{CC}	MAX	0.08	0.16	0.16	mA
I_{OH}	MAX	-4	-4	-4	mA
I_{OL}	MAX	4	4	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	SN74 HC HCT	CD74 HC HCT	UNIT
t_{max}			22	20	16
t_{tr}	CLK (CP)		23	24	30
	CLR (MR) H		20	24	30
t_{su}	CLR (low) before CLK		20	-	-
t_{FHL}	CLK (CP)	QA (Q1)	30	42	60
t_{FHL}	CLR (MR)	any Q	33	51	60

UNIT t_{max} : MHz, other: ns


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. See www.ti.com/sc/Logic for the most current data sheets.

4040

12-STAGE BINARY COUNTERS

- Same Pinouts as CMOS4040
- V_{CC} : 2V to 6V

Logic Diagram



FUNCTION TABLE

CLK	CLR	OUTPUT
L	L	No Change
L	L	Advance to Next State
X	H	All Outputs Are Low

NOTE: H = High Voltage Level, L = Low Voltage Level, X = Don't Care, \uparrow = Transition from Low to High Level, \downarrow = Transition from High to Low.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	SN74 HC HCT	CD74 HC HCT	LV 3V	LV 5V	UNIT
I_{CC}	MAX	0.08	0.16	-	0.02	mA
I_{OH}	MAX	-4	-4	-6	-12	mA
I_{OL}	MAX	4	4	6	12	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	SN74 HC HCT	CD74 HC HCT	LV 3V	LV 5V	UNIT
t_{max}			22	20	16	50	80
t_{tr}	CLK		23	24	30	5	5
	CLR high		18	24	30	5	5
t_{su}	CLR	CLR inactive before CLK	15	-	-	5	5
t_{FHL}	CLK	QA	38	42	60	17.5	10.5
t_{FHL}	CLR	Any	38	42	60	17.5	10.5

UNIT t_{max} : MHz, other: ns

● : OBSOLETE or NOT RECOMMENDED NEW DESIGNS

4046

PHASE-LOCKED-LOOP WITH VCO



Logic Diagram

4049

HEX INVERTING BUFFERS



Logic Diagram

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	UNIT
I _{CC}	MAX	0.04	mA
I _{OH}	MAX	-4	mA
I _{OL}	MAX	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC	UNIT
T _{PLH}	nA	nY	MAX	26	ns
T _{PHL}			MAX	26	

4050

HEX NON-INVERTING BUFFERS



Logic Diagram

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	CD74 HC	UNIT
I _{CC}	MAX	0.04	mA
I _{OH}	MAX	-4	mA
I _{OL}	MAX	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC	UNIT
T _{PLH}	nA	nY	MAX	26	ns
T _{PHL}			MAX	26	

4046

PHASE-LOCKED-LOOP WITH VCO



Logic Diagram

Pin Descriptions

PIN NUMBER	SYMBOL	NAME AND FUNCTION
1	PCP _{OUT}	Phase Comparator Pulse Output
2	PC _{OUT}	Phase Comparator 1 Output
3	COMP _{IN}	Comparator Input
4	VCO _{OUT}	VCO Output
5	INH	Inhibit Input
6	C1A	Capacitor C1 Connection A
7	C1B	Capacitor C1 Connection B
8	GND	Ground (0V)
9	VCO _{IN}	VCO Input
10	DEM _{OUT}	Demodulator Output
11	R1	Resistor R1 Connection
12	R2	Resistor R2 Connection
13	PC2 _{OUT}	Phase Comparator 2 Output
14	SIG _{IN}	Signal Input
15	PC3 _{OUT}	Phase Comparator 3 Output
16	VCC	Positive Supply Voltage


RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	CD74 HCT	UNIT
I _{CC}	MAX	0.16	0.16	mA
I _{OH}	MAX	-4	-4	mA
I _{OL}	MAX	4	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC	CD74 HCT	UNIT
T _{PLH}	SIG _{IN}	PC _{OUT}	MAX	60	66	ns
T _{PHL}	COMP _{IN}	PC _{OUT}	MAX	60	66	
T _{PLH}	SIG _{IN}	PC _{OUT}	MAX	90	102	
T _{PHL}	COMP _{IN}	PC _{OUT}	MAX	90	102	
T _{PLH}	SIG _{IN}	PC3 _{OUT}	MAX	74	87	
T _{PHL}	COMP _{IN}	PC3 _{OUT}	MAX	74	87	
T _{PLH}	A	Y	MAX	22	22	
T _{PHL}			MAX	22	22	
T _{PLH}	SIG _{IN}	PC2 _{OUT}	MAX	80	90	
T _{PHL}	COMP _{IN}	PC2 _{OUT}	MAX	80	90	
T _{PLH}	SIG _{IN}	PC2 _{OUT}	MAX	95	102	
T _{PHL}	COMP _{IN}	PC2 _{OUT}	MAX	95	102	

8-CHANNEL ANALOG MULTIPLEXERS / DEMULTIPLEXERS



FUNCTION TABLE

INPUTS		ON CHANNEL	
INH	C	A	Yn
L	L	L	Y0
L	L	L	Y1
L	L	H	Y2
L	L	H	Y3
L	H	L	Y4
L	H	L	Y5
L	H	H	Y6
L	H	H	Y7
H	X	X	None

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	CD74 HCT	LV 3V	LV 5V	UNIT
I _{CC}	MAX	0.16	0.16	-	0.02	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	CD74 HC		LV 3V		LV 5V	
			18	18	18	12	8	8
t _{PLH}	COM or Yn	Yn or COM	MAX	MAX	MAX	MAX	MAX	MAX
t _{PZH}	INH	COM or Yn	68	83	25	18	18	18
t _{PHL}	INH	COM or Yn	68	83	25	18	18	18
t _{PZL}	INH	COM or Yn	68	88	25	18	18	18

UNIT: ns

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. See www.ti.com/sc/logic for the most current data sheets.

DUAL 4-CHANNEL ANALOG MULTIPLEXERS / DEMULTIPLEXERS



FUNCTION TABLE

INPUTS		ON CHANNEL	
INH	B	A	Yn
L	L	L	Y0, 2Y0
L	L	H	Y1, 2Y1
L	H	L	Y2, 2Y2
L	H	H	Y3, 2Y3
H	X	X	None

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	CD74 HCT	LV 3V	LV 5V	UNIT
I _{CC}	MAX	0.16	0.16	-	0.02	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	CD74 HC		LV 3V		LV 5V	
			18	18	18	12	8	8
t _{PLH}	COM or Yn	Yn or COM	MAX	MAX	MAX	MAX	MAX	MAX
t _{PZH}	INH	COM or Yn	98	105	25	18	18	18
t _{PHL}	INH	COM or Yn	98	105	25	18	18	18
t _{PZL}	INH	COM or Yn	75	75	25	18	18	18

UNIT: ns

TRIPLE 2-CHANNEL ANALOG MULTIPLEXERS/DEMULTIPLEXERS

Logic Diagram



FUNCTION TABLE

INH	INPUTS		ON CHANNEL	
	C	B	A	
L	L	L	1Y0, 2Y0, 3Y0	
L	L	L	1Y1, 2Y0, 3Y0	
L	L	H	1Y0, 2Y1, 3Y0	
L	L	H	1Y1, 2Y1, 3Y0	
L	L	L	1Y0, 2Y0, 3Y1	
L	L	H	1Y1, 2Y0, 3Y1	
L	H	L	1Y0, 2Y1, 3Y1	
L	H	H	1Y1, 2Y1, 3Y1	
H	X	X	None	

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	LV 3V	LV 5V	UNIT
I _{CC}	MAX	0.16	0.16	-	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	CD74 HC	CD74 HCT	LV 3V	LV 5V
t _{PH}	COM or Yn	Yn or COM	18	18	12	8
t _{PLH}	INH	COM or Yn	66	72	25	18
t _{PHL}	INH	COM or Yn	63	66	25	18
t _{PLL}	INH	COM or Yn	63	66	25	18

UNIT: ns

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. See www.ti.com/sc/logic for the most current data sheets.

CMOS PROGRAMMABLE DIVIDE-BY-N COUNTER

Function Diagram



FUNCTION TABLE

MODE SELECT INPUT	Output
Ka	H
Kb	H
Kc	H
Ka	L
Kb	L
Kc	L
Ka	H
Kb	L
Kc	L
Ka	X

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	UNIT
I _{CC}	MAX	0.16	mA
I _{OH}	MAX	-4	mA
I _{OL}	MAX	4	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC
t _{max}	CP	CP	MIN	18
t _{tr}	CP	CP	MIN	27
t _{low}	Kb, Kc to CP	CP	MIN	22
t _{PH}	CP	Q	MAX	60
t _{PLH}	LE	Q	MAX	53
t _{PHL}	Q	Q	MAX	53

UNIT: f_{max}: MHz other: ns

4060

ASYNCHRONOUS 14-STAGE BINARY COUNTERS AND OSCILLATORS

- Same Pinouts as CMOS4060
- Allow Design of Either RC or Crystal Oscillator Circuits
- V_{CC} : 2V to 6V



FUNCTION TABLE

INPUTS	OUTPUTS			
CLKI	CLR	Qd to Qn	CLKO	CLKG
↑	L	No Change	↑	↑
↑	L	Advance to Next State	↑	↑
X	H	All Outputs are Low	L	H

OPERATING CONDITIONS

MAX or MIN	SN74 HC	CD74 HC	UNIT
MAX	0.08	0.16	mA
MAX	-4	-4	mA
MAX	4	4	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC	CD74 HCT
t_{max}			MIN	22	20
t_{sv}		CLKI	MIN	23	24
t_{su}		CLR inactive before CLI	MIN	23	24
t_{PH}		CLR inactive before CLI	MIN	40	-
t_{PL}		CLKI	MAX	123	90
t_{PLZ}		CLR	MAX	123	90
t_{PHZ}		CLR	MAX	35	53
UNIT: fmax : MHz other : ns					

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. See www.ti.com/sc/logic for the most current data sheets.

4066

QUADRUPLE BILATERAL SWITCHES

- Same Pinouts as CMOS4016, 4066
- Low On-State Impedance: 50-52 TYP at $V_{CC} = 6V$
- Individual Switch Controls
- Extremely Low Input Current
- High On-Off Output Voltage Ratio
- Low Crosstalk Between Switches



FUNCTION TABLE

INPUT (C)	SWITCH
L	OFF
H	ON

NOTE:
H = High Level
L = Low Level

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	SN74 HC	CD74 HC	LV 3V	LV 5V	UNIT
I_{CC}	MAX	0.02	0.04	-	0.02	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 HC	CD74 HC	CD74 HCT	LV 3V	LV 5V
t_{PLH}	A or B	B or A	MAX	15	18	18	12	8
t_{PHL}				15	18	18	12	8
t_{RZH}	C	A or B	MAX	45	30	36	22	16
t_{RHZ}				45	30	36	22	16
t_{PHZ}	C	A or B	MAX	50	45	53	22	16
t_{PLZ}				50	45	53	22	16
UNIT: ns								

○ : OBSOLETE or NOT RECOMMENDED NEW DESIGNS

16-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLXER




Function Diagram

TRIPLE 3-INPUT OR GATES

● $Y = A + B + C$

Logic Diagram



FUNCTION TABLE

S0	S1	S2	S3	E	SELECTED CHANNEL
X	X	X	X	X	None
0	0	0	0	0	0
0	0	0	0	1	1
0	0	0	1	0	2
0	0	0	1	1	3
0	0	1	0	0	4
0	0	1	0	1	5
0	0	1	1	0	6
0	0	1	1	1	7
0	1	0	0	0	8
0	1	0	0	1	9
0	1	0	1	0	10
0	1	0	1	1	11
0	1	1	0	0	12
0	1	1	0	1	13
0	1	1	1	0	14
0	1	1	1	1	15

NOTES:
H = High Level
L = Low Level

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX. or MIN.	CD74 HC	CD74 HCT	UNIT
I _{CC}	MAX	0.16	0.16	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX. or MIN.	CD74 HC	CD74 HCT
t _{PLH}	Switch In	COMON IO	MAX	22	22
t _{PHL}				22	22
t _{PZH}	E	COMON IO	MAX	83	90
t _{PZH}				83	90
t _{PZL}	S _n	COMON IO	MAX	90	90
t _{PZL}				90	90
t _{PHZ}	E	COMON IO	MAX	83	83
t _{PHZ}				83	83
t _{PLZ}	S _n	COMON IO	MAX	87	87
t _{PLZ}				87	87

UNIT:ns

4094

8-STAGE SHIFT AND STORE BUS REGISTER, THREE-STATE

FUNCTION TABLE

INPUTS			OUTPUT
A	B	C	Y
L	L	L	L
H	X	X	H
X	H	X	H
X	X	H	H

NOTES:
 H = High Voltage Level
 L = Low Voltage Level
 X = Don't Care

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	SN74 HC	CD74 HC	UNIT
I _{CC}	MAX	0.02	0.04	mA
I _{OH}	MAX	-4	-4	mA
I _{OL}	MAX	4	4	mA

SWITCHING CHARACTERISTICS


PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 HC	CD74 HC
t _{PHL}	A, B or C	Y	MAX	25	30
t _{PLH}	A, B or C	Y	MAX	25	30

UNIT:ns

Logic Diagram



QUAD ANALOG SWITCH WITH LEVEL TRANSLATION



FUNCTION TABLE

INPUTS	SWITCH
E	S
L	L
L	H
H	X
H	X

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	CD74 HCT	UNIT
I _{CC}	MAX	0.16	0.16	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC	CD74 HCT
t _{PHL}	Switch in	Switch out	MAX	18	18
t _{PLH}	E	Z	MAX	62	66
t _{PHL}	nS	Z	MAX	62	85
t _{PLH}	E	Z	MAX	53	60
t _{PHL}	nS	Z	MAX	53	75
t _{PLH}	E	Z	MAX	62	75
t _{PHL}	nS	Z	MAX	53	-
t _{PLH}	nS	Z	MAX	53	66

UNIT:ns

ANALOG MULTIPLEXERS/DEMULTIPLEXERS WITH LATCH

Logic Diagram



FUNCTION TABLE

INPUTS		"ON" SWITCHES		"OFF" SWITCHES	
E1	E2	S1	S0	LE = H	LE = L
L	H	L	L	L	X0
L	H	L	L	L	X1
L	H	L	L	L	X2
L	H	L	L	L	X3
L	H	L	L	L	X4
L	H	L	L	L	X5
L	H	L	L	L	X6
L	H	L	L	L	X7
L	H	L	L	L	X8
L	H	L	L	L	X9
L	H	L	L	L	X10
L	H	L	L	L	X11
L	H	L	L	L	X12
L	H	L	L	L	X13
L	H	L	L	L	X14
L	H	L	L	L	X15
L	H	L	L	L	X16
L	H	L	L	L	X17
L	H	L	L	L	X18
L	H	L	L	L	X19
L	H	L	L	L	X20
L	H	L	L	L	X21
L	H	L	L	L	X22
L	H	L	L	L	X23
L	H	L	L	L	X24
L	H	L	L	L	X25
L	H	L	L	L	X26
L	H	L	L	L	X27
L	H	L	L	L	X28
L	H	L	L	L	X29
L	H	L	L	L	X30
L	H	L	L	L	X31
L	H	L	L	L	X32
L	H	L	L	L	X33
L	H	L	L	L	X34
L	H	L	L	L	X35
L	H	L	L	L	X36
L	H	L	L	L	X37
L	H	L	L	L	X38
L	H	L	L	L	X39
L	H	L	L	L	X40
L	H	L	L	L	X41
L	H	L	L	L	X42
L	H	L	L	L	X43
L	H	L	L	L	X44
L	H	L	L	L	X45
L	H	L	L	L	X46
L	H	L	L	L	X47
L	H	L	L	L	X48
L	H	L	L	L	X49
L	H	L	L	L	X50
L	H	L	L	L	X51
L	H	L	L	L	X52
L	H	L	L	L	X53
L	H	L	L	L	X54
L	H	L	L	L	X55
L	H	L	L	L	X56
L	H	L	L	L	X57
L	H	L	L	L	X58
L	H	L	L	L	X59
L	H	L	L	L	X60
L	H	L	L	L	X61
L	H	L	L	L	X62
L	H	L	L	L	X63
L	H	L	L	L	X64
L	H	L	L	L	X65
L	H	L	L	L	X66
L	H	L	L	L	X67
L	H	L	L	L	X68
L	H	L	L	L	X69
L	H	L	L	L	X70
L	H	L	L	L	X71
L	H	L	L	L	X72
L	H	L	L	L	X73
L	H	L	L	L	X74
L	H	L	L	L	X75
L	H	L	L	L	X76
L	H	L	L	L	X77
L	H	L	L	L	X78
L	H	L	L	L	X79
L	H	L	L	L	X80
L	H	L	L	L	X81
L	H	L	L	L	X82
L	H	L	L	L	X83
L	H	L	L	L	X84
L	H	L	L	L	X85
L	H	L	L	L	X86
L	H	L	L	L	X87
L	H	L	L	L	X88
L	H	L	L	L	X89
L	H	L	L	L	X90
L	H	L	L	L	X91
L	H	L	L	L	X92
L	H	L	L	L	X93
L	H	L	L	L	X94
L	H	L	L	L	X95
L	H	L	L	L	X96
L	H	L	L	L	X97
L	H	L	L	L	X98
L	H	L	L	L	X99
L	H	L	L	L	X100

Notes:
 1. When LE is low DS-SS data are latched and switches cannot change state.
 2. H = High Voltage Level, L = Low Voltage Level, X = Don't Care

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	CD74 HCT	UNIT
I _{CC}	MAX	0.16	0.16	mA


SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC	CD74 HCT
t _W	LE		MIN	30	28
t _{bu}	Sn to LE		MIN	-	-
t _{th}	Sn to LE		MIN	5	5
t _{PHL}	Switch In	Switch Out	MAX	11	11
t _{PLH}	E1, E2, LE	Vos	MAX	90	113
t _{PHL}	Sn	Vos	MAX	90	113
t _{PLH}	E1	Vos	MAX	75	83
t _{PLH}	E2	Vos	MAX	75	90
t _{PLH}	LE	Vos	MAX	83	90
t _{PHL}	Sn	Vos	MAX	83	98
t _{PHL}		Vos	MAX	83	98

UNIT:ns

ANALOG MULTIPLEXERS/DEMULTEPLEXERS WITH LATCH

Function Diagram



FUNCTION TABLE

E1	INPUTS		"ON"† SWITCHES	
	S1	S0	LE = H	LE = L
L	L	L	A0, B0	A1, B1
L	H	L	A2, B2	A3, B3
L	H	H	A3, B3	None
H	L	L	X	X
H	L	H	X	X
H	H	L	X	X
H	H	H	X	X

NOTES:
 † When LE is low (S0-S2 data are latched and switches cannot change state.
 ‡ Voltage Level. L = Low Voltage Level. X = Don't Care

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	CD74 HC	UNIT
Icc	MAX	0.16	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	CD74 HC
t _{PL}	LE		MIN	30
t _{su}	S _n to LE		MIN	-
t _h	S _n to LE		MIN	5
t _{PHL}	Switch In	Switch Out	MAX	11
t _{PZH}	E1, E2, LE	V _{IS}	MAX	105
t _{PZL}	S _n	V _{IS}	MAX	113
t _{PRZ}	E1, E2, LE	V _{IS}	MAX	83
t _{PRZ}		V _{IS}	MAX	83

OCTAL EDGE-TRIGGERED D-TYPE DUAL-RANK FLIP-FLOP WITH 3-STAE OUTPUTS

- 3-State Outputs Drive Bus Lines Directly



FUNCTION TABLE

OE	CLK	D	OUTPUT Q
L	↑	H	H
L	↑	L	L
L	↑	X	X
H	X	X	Q ₀
H	X	X	Z

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	AS	UNIT
Icc	MAX	150	mA
I _{OH}	MAX	-15	mA
I _{OL}	MAX	48	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	AS
f _{max}			MIN	125
t _w			MIN	4
t _{su}			MIN	4
t _h			MIN	1
t _{PLH}	CLK	Q	MAX	8
t _{PZH}	OE	Q	MAX	8
t _{PZL}	OE	Q	MAX	6
t _{PRZ}		Q	MAX	6.5
t _{PRZ}		Q	MAX	7

UNIT f_{max}: MHz other: ns

4518 DUAL SYNCHRONOUS COUNTERS

FUNCTION TABLE
(LE = H)

E	DECODER INPUTS			ADDRESS OUTPUT L
	A3	A2	A1	
L	L	L	L	Y0
L	L	L	H	Y1
L	L	H	L	Y2
L	L	H	H	Y3
L	H	L	L	Y4
L	H	L	H	Y5
L	H	H	L	Y6
L	H	H	H	Y7
L	H	L	L	Y8
L	H	L	H	Y9
L	H	H	L	Y10
L	H	H	H	Y11
L	H	L	L	Y12
L	H	L	H	Y13
L	H	H	L	Y14
L	H	H	H	Y15
H	X	X	X	All outputs = H

H = High, L = Low, X = don't care

RECOMMENDED OPERATING CONDITIONS


PARAMETER	MAX or MIN	SN74 HC	CD74 HC	UNIT	
f _{CC}	MAX	0.08	0.16	0.08	mA
I _{OH}	MAX	-4	-4	-6	mA
I _{OL}	MAX	4	4	6	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	MAX or MIN	SN74 HC	CD74 HC	CD74 HCT
t _{sw}	LE (LE)		MIN	20	22	38
t _{su}	LE (LE)		MIN	25	30	25
t _b	LE (LE)		MIN	5	0	5
t _{PH}	A, B, C, D (A1, 2, 3, 4)	(CD/HCT:Y)	MAX	58	63	69
t _{PLH}	LE (LE)	Y	MAX	58	63	69
t _{PLH}	LE (LE)	(CD/HCT:Y)	MAX	58	63	63
t _{PLH}	LE (LE)	Y	MAX	58	63	63
t _{PLH}	LE (LE)	(CD/HCT:Y)	MAX	44	53	50
t _{PLH}	LE (LE)	(CD/HCT:Y)	MAX	44	53	50

UNIT: ns

Logic Diagram



FUNCTION TABLE

INPUTS		OUTPUT STATE
CP	MR	
T	L	Increment Counter
L	L	Increment Counter
L	X	No Change
H	L	No Change
T	L	No Change*
L	X	No Change*

RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	CD74 HC	UNIT
f _{CC}	MAX	0.16	mA
I _{OH}	MAX	-4	mA
I _{OL}	MAX	4	mA

SWITCHING CHARACTERISTICS

PARAMETER	INPUT	OUTPUT	CD74 HC
t _{max}			MIN
t _w			MIN
t _{su}	CP	MR	24
t _{su}	Enable to CP		30
t _{su}	CP to Enable		24
t _{PH}	CP	Qn	MAX
t _{PHL}	Enable	Qn	MAX
t _{PHL}	Enable	Qn	MAX
t _{PHL}	MR	Qn	MAX

UNIT: f_{max}: MHz; other: ns